| Electronic Components Datasheet Search |
|
INN3166C Datasheet(PDF) 13 Page - Power Integrations, Inc. |
|
|
|||||||||||||||||||||||||||||
INN3166C Datasheet(HTML) 13 Page - Power Integrations, Inc. |
|
13 / 33 page ![]() Rev. J 11/22 13 InnoSwitch3-CE www.power.com Figure 17. Fast AC Reset Configuration. Recommendations for Circuit Board Layout See Figure 18 for a recommended circuit board layout for an InnoSwitch3-CE based power supply. Single-Point Grounding Use a single-point ground connection from the input filter capacitor to the area of copper connected to the SOURCE pins. Bypass Capacitors The PRIMARY BYPASS and SECONDARY BYPASS pin capacitor must be located directly adjacent to the PRIMARY BYPASS-SOURCE and SECONDARY BYPASS-SECONDARY GROUND pins respectively and connections to these capacitors should be routed with short traces. Primary Loop Area The area of the primary loop that connects the input filter capacitor, transformer primary and IC should be kept as small as possible. Primary Clamp Circuit A clamp is used to limit peak voltage on the DRAIN pin at turn-off. This can be achieved by using an RCD clamp or a Zener diode (~200 V) and diode clamp across the primary winding. To reduce EMI, minimize the loop from the clamp components to the transformer and IC. Thermal Considerations The SOURCE pin is internally connected to the IC lead frame and provides the main path to remove heat from the device. Therefore the SOURCE pin should be connected to a copper area underneath the IC to act not only as a single point ground, but also as a heat sink. As this area is connected to the quiet source node, it can be maximized for good heat sinking without compromising EMI performance. Similarly for the output SR switch, maximize the PCB area connected to the pins on the package through which heat is dissipated from the SR switch. PI-8407-081617 Secondary Control IC SR FET Primary FET and Controller D V S IS VOUT BPP C S 100 nF InnoSwitch3-CE PI-8403-081617 D V R1 R2 1N4148 S IS VOUT BPP InnoSwitch3-CE + PI-8404-051818 D V R1 R2 6.2 V S IS VOUT BPP InnoSwitch3-CE + Figure 16. (Top) Line OV Only; (Bottom) Line UV Only. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |