Electronic Components Datasheet Search
  English  ▼

X  

EP224 Datasheet(PDF) 4 Page - Altera Corporation

Part # EP224
Description  Classic EPLDs
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP224 Datasheet(HTML) 4 Page - Altera Corporation

  EP224 Datasheet HTML 1Page - Altera Corporation EP224 Datasheet HTML 2Page - Altera Corporation EP224 Datasheet HTML 3Page - Altera Corporation EP224 Datasheet HTML 4Page - Altera Corporation EP224 Datasheet HTML 5Page - Altera Corporation EP224 Datasheet HTML 6Page - Altera Corporation EP224 Datasheet HTML 7Page - Altera Corporation EP224 Datasheet HTML 8Page - Altera Corporation EP224 Datasheet HTML 9Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
4
Altera Corporation
EP220 & EP224 Classic EPLDs
Macrocells
Each macrocell includes a product-term block with 8 AND product terms
feeding an OR gate. One product term is dedicated to the Output Enable
(OE) control of the tri-state buffer. The global logic array allows each
product term to connect to the true or complement of each input—36
inputs for the EP220, 44 inputs for the EP224—and I/O feedback signal.
See Figure 2.
Figure 2. EP220 & EP224 Macrocell
Macrocells can be individually configured for registered or combinatorial
operation, providing a mixed-mode operation not available in fixed-
architecture PAL devices. When registered output is selected, feedback
from the register to the logic array bypasses the output buffer. When
combinatorial output is selected, feedback comes from the I/O pin
through the output buffer, and can be used for bidirectional I/O. Unlike
PAL and GAL devices, all eight outputs on the EP220 and EP224 allow a
combinatorial feedback signal from the I/O pin to feed the logic array.
Data is clocked into the macrocell’s D register on the rising edge of the
global Clock.
Feedback
Select
DQ
CLK
Inversion
Control
Programmable
Register
Output Enable
Feedback to
Logic Array
Pin, I/O, and
Macrocell Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com