| Electronic Components Datasheet Search |
|
TPS548C26 Datasheet(PDF) 20 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TPS548C26 Datasheet(HTML) 20 Page - Texas Instruments |
|
20 / 39 page ![]() PVIN VCC EN PG MODE ILIM SS DNC EN Power Good BOOT SW FB GOSNS V OUT V IN: 4 V to 16 V AGND PGND VDRV PHASE VOSNS AVIN NC NC NC Load NC 33 34 35 6 37 Figure 7-1. Single VIN Configuration with 12-V Bus 7.4.4 Powering the Device From a Split-rail Configuration When an external bias that is at a different level from the main VIN bus, is applied to the VDRV pin, the device can be configured to split rail by using both the main VIN bus and the VDRV bias. Connecting a valid bias rail to the VDRV pin overrides the internal VCC LDO, saving power loss on that linear regulator. This configuration helps improve overall system-level efficiency but requires a valid VCC bias. A 5.0-V rail is the common choice for the VDRV bias. With a stable VDRV bias, the VIN input range under this configuration can be as low as 2.7 V and up to 16 V. The noise of the external bias affects the internal analog circuitry. To ensure a proper operation, a clean, low-noise external bias, and a local decoupling capacitor from the VDRV pin to PGND pin are required. Figure 7-2 shows an example for this split rail configuration. The VDRV external bias current during nominal operation varies with the bias voltage level and the switching frequency. For example, by setting the device to skip mode, the VDRV pin draws less and less current from the external bias when the switching frequency decreases under light load condition. The typical VDRV external bias current under FCCM operation is listed in the Electrical Characteristics table to help the user prepare the capacity of the external bias. Under split rail configuration, PVIN, VDRV bias, and EN are the signals to enable the part. For the start-up sequence, it is recommended that the external bias is applied on the VDRV pin earlier than PVIN rail. A practical start-up sequence example is the external 5-V bias is applied first, then the 12-V bus is applied on PVIN, and then EN signal goes high. TPS548C26 SLVSGM2 – MARCH 2023 www.ti.com 20 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: TPS548C26 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |