DA7282 datasheet(61/88 Pages) RENESAS

61 / 88 page

DA7282

LRA/ERM Ultra-Low Power Haptic Driver with

Multiple Input Triggers and Integrated

Waveform Memory

Datasheet

Revision 3.1

10-Feb-2022

CFR0011-120-00

61 of 87

SCL

SDA

Figure 34: I2C START and STOP Conditions

The I2C bus is monitored by DA7282 for a valid slave address whenever the interface is enabled. It

responds with an Acknowledge immediately when it receives its own slave address. The

Acknowledge is done by pulling the SDA line LOW during the following clock cycle (white blocks

marked with A in Figure 35 to Figure 39).

The protocol for a register write from master to slave consists of a START condition, a slave address

with read/write bit and the 8-bit register address followed by 8 bits of data terminated by a STOP

condition (DA7282 responds to all bytes with Acknowledge), see Figure 35.

SLAVE addr

REG addr

DATA

S = START condition

A = Acknowledge (low)

P = STOP condition

W = Write (low)

Master to Slave

Slave to Master

7-bits

1-bit

8-bits

Figure 35: I2C Byte Write (SDA line)

When the host reads data from a register it first has to write access DA7282 with the target register

address and then read access DA7282 with a repeated START, or alternatively a second START

condition. After receiving the data the host sends a Not Acknowledge (NAK) and terminates the

transmission with a STOP condition:

S SLAVEaddr W

REG addr

SLAVEaddr

S = START condition

A = Acknowledge (low)

Sr = Repeated START condition

* = Not Acknowledge (NAK)

P = STOP condition

W = Write (low)

R = Read (high)

Master to Slave

7-bits

1-bit

8-bits

7-bits

DATA

1-bit

8-bits

SLAVEaddr

7-bits

DATA

1-bit

8-bits

Slave to Master

S SLAVEaddr W

REG addr

7-bits

1-bit

8-bits

Figure 36: Examples of the I2C Byte Read (SDA line)

Consecutive (Page) Read-Out mode, I2C_WR_MODE (register CIF_I2C1) = 0, is initiated from the

master by sending an Acknowledge instead of Not Acknowledge (NAK) after receipt of the data word.

The I2C control block then increments the address pointer to the next I2C address and sends the data

to the master. This enables an unlimited read of data bytes until the master sends an NAK directly

after the receipt of data, followed by a subsequent STOP condition. If a non-existent I2C address is

read out, the DA7282 will return code zero.

DA7282 Datasheet(PDF) 61 Page - Renesas Technology Corp

DA7282 Datasheet(HTML) 61 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL