| Electronic Components Datasheet Search |
|
MPC9448 Datasheet(PDF) 7 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
MPC9448 Datasheet(HTML) 7 Page - Renesas Technology Corp |
|
7 / 14 page ![]() MPC9448 Rev 7 3/15/16 7 ©2016 INTEGRATED DEVICE TECHNOLOGY, INC. MPC9448 DATASHEET Since this step is well above the threshold region, it will not cause any false clock triggering; however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 6 should be used. In this case, the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched. Figure 6. Optimized Dual Line Termination Power Consumption of the MPC9448 and Thermal Management The MPC9448 AC specification is guaranteed for the entire operating frequency range up to 350 MHz. The MPC9448 power consumption, and the associated long-term reliability, may decrease the maximum frequency limit, depending on operating conditions such as clock frequency, supply voltage, output loading, ambient temperature, vertical convection and thermal conductivity of package and board. This section describes the impact of these parameters on the junction temperature and gives a guideline to estimate the MPC9448 die junction temperature and the associated device reliability. For a complete analysis of power consumption as a function of operating conditions and associated long term device reliability, please refer to the Freescale application note AN1545. According the AN1545, the long-term device reliability is a function of the die junction temperature: Increased power consumption will increase the die junction temperature and impact the device reliability (MTBF). According to the system-defined tolerable MTBF, the die junction temperature of the MPC9448 needs to be controlled, and the thermal impedance of the board/package should be optimized. The power dissipated in the MPC9448 is represented in equation 1. Where ICCQ is the static current consumption of the MPC9448, CPD is the power dissipation capacitance per output. C L represents the external capacitive output load, and N is the number of active outputs (N is always 12 in case of the MPC9448). The MPC9448 supports driving transmission lines to maintain high signal integrity and tight timing parameters. Any transmission line will hide the lumped capacitive load at the end of the board trace, therefore, C L is zero for controlled transmission line systems and can be eliminated from equation 1. Using parallel termination output, termination results in equation 2 for power dissipation. In equation 2, P stands for the number of outputs with a parallel or thevenin termination. VOL, IOL, VOH and IOH are a function of the output termination technique, and DCQ is the clock signal duty cycle. If transmission lines are used, C L is zero in equation 2 and can be eliminated. In general, the use of controlled transmission line techniques eliminates the impact of the lumped capacitive loads at the end lines and greatly reduces the power dissipation of the device. Equation 3 describes the die junction temperature TJ as a function of the power consumption. Where Rthja is the thermal impedance of the package (junction to ambient), and TA is the ambient temperature. According to Figure 9, the junction temperature can be used to estimate the long-term device reliability. Further, combining equation 1 and equation 2 results in a maximum operating frequency for the MPC9448 in a series terminated transmission line system, equation 4. 17 MPC9448 Output Buffer RS = 16 ZO = 50 RS = 16 ZO = 50 17 + 16 || 16 = 50 || 50 25 = 25 Table 9. Die Junction Temperature and MTFB Junction Temperature ( C) MTBF (Years) 100 20.4 110 9.1 120 4.2 130 2.0 PTOT = [ ICCQ + VCC · fCLOCK · ( N · CPD + CL ) ] · VCC M PTOT = VCC · [ ICCQ + VCC · fCLOCK · ( N · CPD + CL ) ] + [ DCQ · IOH · (VCC – VOH) + (1 – DCQ) · IOL · VOL ] M P TJ = TA + PTOT · Rthja Equation 1 Equation 2 Equation 3 Equation 4 fCLOCK,MAX = CPD · N · V 2 CC 1 · [ – (ICCQ · VCC) ] Rthja Tj,MAX – TA |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |