| Electronic Components Datasheet Search |
|
X80141 Datasheet(PDF) 13 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
X80141 Datasheet(HTML) 13 Page - Renesas Technology Corp |
|
13 / 18 page ![]() X80140, X80141, X80142, X80143, X80144 FN8153 Rev 0.00 Page 13 of 18 January 20, 2005 TABLE 4. REGISTER ADDRESS MAP BYTE ADDR. NAME CONTROL/STATUS BIT MEMORY TYPE 7 6543210 00H CR0 Write Enable WEL 0000000 Volatile 01H CR1 EEPROM Block Control WPEN 0 0 BP1 BP0 0 0 0 EEPROM 02H CR2 POR Timing 0000 TPOR1 TPOR0 00 EEPROM 03H CR3 ViGDO Time Delay T4D1 T4D0 T3D1 T3D0 T2D1 T2D0 T1D1 T1D0 EEPROM FF FDR Fault Detection Register 0000 V40S V30S V20S V10S Volatile TABLE 5. HARDWARE/SOFTWARE CONTROL AND FAULT DETECTION BITS SUMMARY OPERATION CONTROL /STATUS LOCATION(S) DESCRIPTION (SEE FUNCTIONAL FOR DETAILS) REGISTER BITS SOFTWARE CONTROL BITS EEPROM Write Enable WEL CR0 7 WEL = 1 enables write operations to the control registers and EEPROM. WEL = 0 prevents write operations. EEPROM Write Protect WPEN CR1 7 WPEN = 1 (and WP pin HIGH) prevents writes to the control registers and the EEPROM. EEPROM Block Protect BP1 BP0 CR1 4:3 BP1=0, BP0=0 : No EEPROM memory protected. BP1=0, BP0=1 : Upper 1/4 of EEPROM memory protected BP1=1, BP0=0 : Upper 1/2 of EEPROM memory protected. BP1=1, BP0=1 : All of EEPROM memory protected. RESET Time Delay TPOR1 TPOR0 CR2 3:2 TPOR1=0, TPOR0=0 : RESET delay = 100ms TPOR1=0, TPOR0=1 : RESET delay = 500ms TPOR1=1, TPOR0=0 : RESET delay = 1s TPOR1=1, TPOR0=1 : RESET delay = 5s V1GDO Time Delay T1D1 T1D0 CR3 1:0 TiD1=0, TiD0=0 : ViGDO delay = 100ms TiD1=0, TiD0=1 : ViGDO delay = 500ms TiD1=1, TiD0=0 : ViGDO delay = 1s TiD1=1, TiD0=1 : ViGDO delay = 5s V2GDO Time Delay T2D1 T2D0 CR3 3:2 V3GDO Time Delay T3D1 T3D0 CR3 5:4 V4GDO Time Delay T4D1 T4D0 CR3 7:6 STATUS BITS 1st Voltage Monitor V1OS FDR 0 V1OS = 0 : V1GDO pin has been asserted (must be preset to 1). 2nd Voltage Monitor V2OS FDR 1 V2OS = 0 : V2GDO pin has been asserted (must be preset to 1). 3rd Voltage Monitor V3OS FDR 2 V3OS = 0 : V3GDO pin has been asserted (must be preset to 1). 4th Voltage Monitor V4OS FDR 3 V4OS = 0 : V4GDO pin has been asserted (must be preset to 1). |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |