NXP Semiconductors

NVT2001; NVT2002

Bidirectional voltage level translator for open-drain and push-pull applications

NVT2002TL

Transparent top view

8

7

6

5

1

2

3

4

B1

A2

GND

EN

A1

VREFB

B2

VREFA

aaa-044737

Figure 5. Pin configuration SOT1052-2 (HXSON8)

5.2 Pin description

Pin

Symbol

NVT2001[1]

NVT2002[2]

Description

GND

1

1

ground (0 V)

VREFA

2

2

low-voltage side reference supply voltage for An

A1

3

3

A2

-

4

low-voltage side; connect to VREFA through a pull-up resistor

B1

4

6

B2

-

5

high-voltage side; connect to VREFB through a pull-up resistor

VREFB

5

7

high-voltage side reference supply voltage for Bn

EN

6

8

switch enable input; connect to VREFB and pull-up through a high

resistor

Table 3. Pin description

[1]

1-bit NVT2001 available in XSON6 package.

[2]

2-bit NVT2002 available in TSSOP8, HXSON8 and XSON8U packages.

6 Functional description

Refer to Figure 1.

6.1 Function table

H = HIGH level; L = LOW level.

Input EN[1]

Function

H

An = Bn

L

disconnect

Table 4. Function selection (example)

[1]

EN is controlled by the Vref(B) logic levels and should be at least 1 V higher than Vref(A) for best translator operation.

NVT2001_NVT2002

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.

Product data sheet

Rev. 4.4 — 22 May 2023

4 / 32