Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ICS951402 Datasheet(PDF) 8 Page - Renesas Technology Corp

Part # ICS951402
Description  Programmable Timing Control Hub™ for P4™ processor
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS951402 Datasheet(HTML) 8 Page - Renesas Technology Corp

Back Button ICS951402 Datasheet HTML 4Page - Renesas Technology Corp ICS951402 Datasheet HTML 5Page - Renesas Technology Corp ICS951402 Datasheet HTML 6Page - Renesas Technology Corp ICS951402 Datasheet HTML 7Page - Renesas Technology Corp ICS951402 Datasheet HTML 8Page - Renesas Technology Corp ICS951402 Datasheet HTML 9Page - Renesas Technology Corp ICS951402 Datasheet HTML 10Page - Renesas Technology Corp ICS951402 Datasheet HTML 11Page - Renesas Technology Corp ICS951402 Datasheet HTML 12Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
8
Integrated
Circuit
Systems, Inc.
ICS951402
Advance Information
0660—05/05/05
I
2C Table: Output Control Register
Byte 6
Pin #
Name
Control
Function
Type
0
1
PWD
Bit 7
-
CPU_STOP#
CPU Stop Status
RW
1
Bit 6
-
PD#
PD# Status
RW
See Table 1:
Truth Table on page 3
1
Bit 5
-
PCI_F0
Free-run Control
RW
Free
Not free
0
Bit 4
-
PCI_F1
Free-run Control
RW
Free
Not free
0
Bit 3
-
CPUT/C_0
Free-run Control
RW
Free
Not free
1
Bit 2
-
CPUT/C_1
Free-run Control
RW
Free
Not free
1
Bit 1
40,39
CPUT/C_0
Output Control
RW
Disable
Enable
1
Bit 0
44,43
CPUT/C_1
Output Control
RW
Disable
Enable
1
I
2C Table: Output Control Register
Byte 7
Pin #
Name
Control
Function
Type
0
1
PWD
Bit 7
15
PCICLK_F1
Output Control
RW
Disable
Enable
1
Bit 6
14
PCICLK_F0
Output Control
RW
Disable
Enable
1
Bit 5
23
PCICLK5
Output Control
RW
Disable
Enable
1
Bit 4
22
PCICLK4
Output Control
RW
Disable
Enable
1
Bit 3
21
PCICLK3
Output Control
RW
Disable
Enable
1
Bit 2
20
PCICLK2
Output Control
RW
Disable
Enable
1
Bit 1
17
PCICLK1
Output Control
RW
Disable
Enable
1
Bit 0
16
PCICLK0
Output Control
RW
Disable
Enable
1
I
2C Table: Byte Count Register
Byte 8
Pin #
Name
Control
Function
Type
0
1
PWD
Bit 7
-
BC7
RW
-
-
0
Bit 6
-
BC6
RW
-
-
0
Bit 5
-
BC5
RW
-
-
0
Bit 4
-
BC4
RW
-
-
0
Bit 3
-
BC3
RW
-
-
1
Bit 2
-
BC2
RW
-
-
1
Bit 1
-
BC1
RW
-
-
1
Bit 0
-
BC0
Writing to this
register will configure
how many bytes will
be read back, default
is 0F = 15 bytes.
RW
-
-
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com