Electronic Components Datasheet Search
  English  ▼

X  

AD7982 Datasheet(PDF) 17 Page - Analog Devices

Part # AD7982
Description  18-bit, 1 MSPS PulSAR ADC in MSOP/QFN
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7982 Datasheet(HTML) 17 Page - Analog Devices

Back Button AD7982 Datasheet HTML 13Page - Analog Devices AD7982 Datasheet HTML 14Page - Analog Devices AD7982 Datasheet HTML 15Page - Analog Devices AD7982 Datasheet HTML 16Page - Analog Devices AD7982 Datasheet HTML 17Page - Analog Devices AD7982 Datasheet HTML 18Page - Analog Devices AD7982 Datasheet HTML 19Page - Analog Devices AD7982 Datasheet HTML 20Page - Analog Devices AD7982 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 23 page
background image
Preliminary Technical Data
AD7982
Rev PrC | Page 17 of 23
CS Mode 4-Wire, No BUSY Indicator
This mode is usually used when multiple AD7982s are
connected to an SPI compatible digital host.
A connection diagram example using two AD7982s is shown in
Figure 20 and the corresponding timing is given in Figure 21.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI could
be used to select other SPI devices, such as analog multiplexers,
but SDI must be returned high before the minimum conversion
time and held high until the maximum conversion time to
avoid the generation of the BUSY signal indicator. When the
conversion is complete, the AD7982 enters the acquisition
phase and powers down. Each ADC result can be read by
bringing low its SDI input which consequently outputs the MSB
onto SDO. The remaining data bits are then clocked by
subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can be used to capture the data,
a digital host using the SCK falling edge will allow a faster
reading rate provided it has an acceptable hold time. After the
18th SCK falling edge, or when SDI goes high, whichever is
earlier, SDO returns to high impedance and another AD7982
can be read.
CNV
SCK
SDO
SDI
DATA IN
CLK
CS1
CONVERT
CS2
DIGITAL HOST
CNV
SCK
SDO
SDI
AD7982
AD7982
Figure 20. CS Mode 4-Wire, No BUSY Indicator Connection Diagram
SDO
D17
D16
D15
D1
D0
tDIS
SCK
12
3
34
35
36
tHSDO
tDSDO
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
SDI(CS1)
CNV
tSSDICNV
tHSDICNV
D1
16
17
tSCK
tSCKL
tSCKH
D0
D17
D16
19
20
18
SDI(CS2)
Figure 21. CS Mode 4-Wire, No BUSY Indicator Serial Interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com