ADV7180 datasheet(49/112 Pages) AD

49 / 112 page

ADV7180

Rev. A | Page 49 of 112

ADVANCE END OF

VSYNC BY PVEND[4:0]

DELAY END OF VSYNC

BY PVEND[4:0]

VSYNC END

PVENDSIGN

ODD FIELD?

YES

PVENDDELO

VSEHO

ADDITIONAL

DELAY BY

1LINE

ADVANCE BY

0.5 LINE

PVENDDELE

VSEHE

ADDITIONAL

DELAY BY

1LINE

ADVANCE BY

0.5 LINE

NOT VALID FOR USER

PROGRAMMING

PFTOGDELO, PAL Field Toggle Delay on Odd Field,

Address 0xEA [7]

When PFTOGDELO is 0 (default), there is no delay.

Setting PFTOGDELO to 1 delays the F toggle/transition on an

odd field by a line relative to PFTOG.

PFTOGDELE, PAL Field Toggle Delay on Even Field,

Address 0xEA [6]

When PFTOGDELE is 0, there is no delay.

Setting PFTOGDELE to 1 (default) delays the F toggle/transition

on an even field by a line relative to PFTOG.

PFTOGSIGN, PAL Field Toggle Sign, Address 0xEA [5]

Setting PFTOGSIGN to 0 delays the field transition. Set for user

manual programming.

Setting PFTOGSIGN to 1 (default) advances the field transition.

Not recommended for user programming.

PFTOG, PAL Field Toggle, Address 0xEA [4:0]

The default value of PFTOG is 00011, indicating the PAL field

toggle position.

For all NTSC/PAL field timing controls, the F bit in the AV

code and the field signal on the FIELD/DE pin are modified.

ADVANCE TOGGLE OF

FIELD BY PFTOG[4:0]

DELAY TOGGLE OF

FIELD BY PFTOG[4:0]

PFTOGSIGN

ODD FIELD?

YES

PFTOGDELE

ADDITIONAL

DELAY BY

1LINE

PFTOGDELO

ADDITIONAL

DELAY BY

1LINE

FIELD

TOGGLE

NOT VALID FOR USER

PROGRAMMING

Figure 41. PAL Vsync End

PVENDDELO, PAL Vsync End Delay on Odd Field,

Address 0xE9 [7]

When PVENDDELO is 0 (default), there is no delay.

Setting PVENDDELO to 1 delays vsync going low on an odd

field by a line relative to PVEND.

PVENDDELE, PAL Vsync End Delay on Even Field,

Address 0xE9 [6]

When PVENDDELE is 0 (default), there is no delay.

Setting PVENDDELE to 1 delays vsync going low on an even

field by a line relative to PVEND.

PVENDSIGN, PAL Vsync End Sign, Address 0xE9 [5]

Setting PVENDSIGN to 0 (default) delays the end of vsync. Set

for user manual programming.

Figure 42. PAL F Toggle

Setting PVENDSIGN to 1 advances the end of vsync. Not

recommended for user programming.

PVEND[4:0], PAL Vsync End, Address 0xE9 [4:0]

The default value of PVEND is 10100, indicating the PAL vsync

end position.

For all NTSC/PAL vsync timing controls, both the V bit in the

AV code and the vsync on the VS pin are modified.

ADV7180 Datasheet(PDF) 49 Page - Analog Devices

ADV7180 Datasheet(HTML) 49 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL