AD7329 datasheet(33/40 Pages) AD

33 / 40 page

AD7329

Rev. 0 | Page 33 of 40

AUTOSHUTDOWN MODE

(PM1 = 1, PM0 = 0)

Once the autoshutdown mode is selected, the AD7329

automatically enters shutdown on the 15th SCLK rising edge. In

autoshutdown mode, all internal circuitry is powered down.

The AD7329 retains information in the registers during

autoshutdown. The track-and-hold section is in hold mode

during autoshutdown. On the rising CS edge, the track-and-

hold section, which was in hold during shutdown, returns to

track as the AD7329 begins to power up. The time to power up

from autoshutdown is 500 μs.

When the control register is programmed to transition to

autoshutdown mode, it does so on the 15th SCLK rising edge.

Figure 54 shows the part entering autoshutdown mode. The

AD7329 automatically begins to power up on the CS rising

edge. The tPOWER-UP is required before a valid conversion, initiated

by bringing the CS signal low, can take place. Once this valid

conversion is complete, the AD7329 powers down again on the

15th SCLK rising edge. The CS signal must remain low again to

keep the part in autoshutdown mode.

AUTOSTANDBY MODE

(PM1 = 0, PM0 =1)

In autostandby mode, portions of the AD7329 are powered

down, but the on-chip reference remains powered up. The

reference bit in the control register should be 1 to ensure that

the on-chip reference is enabled. This mode is similar to

autoshutdown but allows the AD7329 to power up much faster,

which allows faster throughput rates.

As is the case with autoshutdown mode, the AD7329 enters

standby on the 15th SCLK rising edge once the control register is

updated (see Figure 54). The part retains information in the

registers during standby. The AD7329 remains in standby until

it receives a CS rising edge. The ADC begins to power up on the

CS rising edge. On the CS rising edge, the track-and-hold,

which was in hold mode while the part was in standby, returns

to track.

The power-up time from standby is 750 ns. The user should

ensure that 750 ns have elapsed before bringing CS low to

attempt a valid conversion. Once this valid conversion is

complete, the AD7329 again returns to standby on the 15th

SCLK rising edge. The CS signal must remain low to keep the

part in standby mode.

Figure 54 shows the part entering autoshutdown mode. The

sequence of events is the same when entering autostandby

mode. In Figure 54, the power management bits are configured

for autoshutdown. For autostandby mode, the power

management bits, PM1 and PM0, should be set to 0 and 1,

respectively.

116

SCLK

SDATA

DIN

VALID DATA

DATA INTO CONTROL REGISTER

tPOWER-UP

CONTROL REGISTER IS LOADED ON THE FIRST 15 CLOCKS

PM1 = 1, PM0 = 0

PART ENTERS SHUTDOWN MODE

ON THE 15TH RISING SCLK EDGE

IF PM1 = 1, PM0 = 0

PART BEGINS TO POWER

UP ON CS RISING EDGE

THE PART IS FULLY POWERED UP

ONCE

tPOWER-UP HAS ELAPSED

Figure 54. Entering Autoshutdown/Autostandby Mode

AD7329 Datasheet(PDF) 33 Page - Analog Devices

AD7329 Datasheet(HTML) 33 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL