 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IRMCK201 Datasheet(PDF) 8 Page - International Rectifier |
|
|
|||||||||||||||||||||||||||||
IRMCK201 Datasheet(HTML) 8 Page - International Rectifier |
|
|
8 / 62 page  IRMCK201 This document is the property of International Rectifier and may not be copied or distributed without expressed consent. 8 Detailed Block Diagram Figure 2 shows a detailed block diagram or the IRMCK201. All logic and algorithms are pre-programmed, and the user does not need to make any effort to develop code, alleviating the tedious design process. If needed, the user can configure the drive to tailor the control per specific needs to meet the required specification. This configuration is easily done by accessing the host register set through the communication interface. PI PI θ j e θ j e Quadrature Decoding 2/3 dt + + Dea d time Space Vector PWM IR2175 interface IR2175 interface CLK BRAKE FAULT + - - + ADS7818 A/D interface DC bus dynamic brake control I1 x I2 I3 I3 I1 I2 I1 x I2 I3 I3 I1 I2 O O I1 x I2 I3 I3 I1 I2 O 0 + + PI 6 RAMP + - 3 2 DATA CNVST MUX 2 Optional Current Sense Gate Signals 3 Encoder A/B/Z Encoder Hall A/B/C Motor Phase Current V Motor Phase Current W Current Offset W Current Offset V ID scale IQ scale 4096 4096 VDLIM - VDLIM CURKP CURKI - VQLIM VQLIM IDREF INT_REF Velocity Control Enable Reference Select Feedforward path enable Slip gain enable EncType Accel Rate Decel Rate 4096 Slip gain IQLIM+ IQLIM- SPDKP SPDKI 8 channel Serial A/D Interface EXT_REF DCV_FDBK RS232C/ RS422 Interface SPI Slave Interface START STOP FLTCLR SYNC FAULT PWM ACTIVE RCV SND RTS CTS SCK SDO SDI CS 17 Data Address Control Host Register Interface Sequence Control IQ ID IQREF VD VQ VQS VDS IV IW Parallel Interface Configuration Registers Monitoring Registers MaxEncCount InitZval AngleScale InitZ Zpol SpdScale PWMmode PWMen 2Pen GSenseU GSenseL ModScl Dtime Closed Loop Current Control Update Rate = PWM carrier frequency x1 or x 2 Closed Loop Velocity Control, Sequencing Control Update Rate = PWM carrier frequency / 2 Communication Modules Optional CurrentSense VD enable INT_VD I1 x I2 I3 I3 I1 I2 O REF scale 4096 +/-16383 = +/-max_speed INT_VQ +/-16383 = +/-4X of rated current for IQ +/-4095 = +/-rated ID for IM field flux 4ch DAC module INT_DAC1 INT_DAC2 INT_DAC3 INT_DAC4 DAC_PWM1 DAC_PWM2 DAC_PWM3 DAC_PWM4 DIR Figure 2. Detailed Block Diagram of IRMCK201 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
