NTS0102DP125 datasheet(15/43 Pages) NXP

15 / 43 page

NXP Semiconductors

NTS0102

Dual supply translating transceiver; open-drain; auto direction sensing

001aam491

1.8 V

SYSTEM

CONTROLLER

3.3 V

SYSTEM

1.8 V

3.3 V

0.1 µF

1 µF

VCC(A)

DATA

NTS0102

VCC(B)

Figure 10. Typical operating circuit

13.2 Architecture

The architecture of the NTS0102 is shown in Figure 11. The device does not require an extra input signal to

control the direction of data flow from A to B or B to A.

001aal965

VCC(A)

VCC(B)

10 kΩ

ONE

SHOT

ONE

SHOT

GATE BIAS

Figure 11. Architecture of NTS0102 I/O cell (one channel)

The NTS0102 is a "switch" type voltage translator, it employs two key circuits to enable voltage translation:

1. A pass-gate transistor (N-channel) that ties the ports together.

2. An output edge-rate accelerator that detects and accelerates rising edges on the I/O pins.

The gate bias voltage of the pass gate transistor (T3) is set at approximately one threshold voltage above the

VCC level of the low-voltage side. During a LOW-to-HIGH transition, the output one-shot accelerates the output

transition by switching on the PMOS transistors (T1, T2) bypassing the 10 kΩ pull-up resistors and increasing

current drive capability. The one-shot is activated once the input transition reaches approximately VCCI/2; it

is de-activated approximately 50 ns after the output reaches VCCO/2. During the acceleration time, the driver

output resistance is between approximately 50 Ω and 70 Ω. To avoid signal contention and minimize dynamic

ICC, the user should wait for the one-shot circuit to turn-off before applying a signal in the opposite direction.

Pull-up resistors are included in the device for DC current sourcing capability.

13.3 Input driver requirements

As the NTS0102 is a switch type translator, properties of the input driver directly effect the output signal. The

external open-drain or push-pull driver applied to an I/O determines the static current sinking capability of

the system; the max data rate, HIGH-to-LOW output transition time (tTHL), and propagation delay (tPHL) are

NTS0102

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4.5 — 6 July 2023

15 / 43

NTS0102DP125 Datasheet(PDF) 15 Page - NXP Semiconductors

NTS0102DP125 Datasheet(HTML) 15 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Datasheet Download

Link URL