| Electronic Components Datasheet Search |
|
CS5535 Datasheet(PDF) 392 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS5535 Datasheet(HTML) 392 Page - National Semiconductor (TI) |
|
392 / 555 page ![]() www.national.com 392 Revision 0.8 UART/IR Controller Register Descriptions (Continued) 5.12.9.2 SIR Pulse Width Register (SIR_PW) SIR_PW sets the pulse width for transmitted pulses in SIR operation mode. These settings do not affect the receiver. Upon reset, the content of this register is 00h, which defaults to a pulse width of 3/16 of the baud rate. 5.12.9.3 Bank Select Register (BSR) BSR is the same as the BSR register at I/O Offset 03h in Bank 0. See Section 5.12.3.4 "Link Control/Bank Select Regis- ters" on page 373 for bit descriptions. I/O Offset 02h Type R/W Reset Value 00h SIR_PW Register Map 76 54 32 10 RSVD SPW[3:0] SIR_PW Bit Descriptions Bit Name Description 7:4 RSVD Reserved. Write to 0. 3:0 SPW[3:0] SIR Pulse Width. Two codes for setting the pulse width are available. All other values for this field are reserved. 0000: Pulse width = 3/16 of bit period (Default). 1101: Pulse width = 1.6 µs. I/O Offset 03h Type R/W Reset Value 00h |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |