Electronic Components Datasheet Search
  English  ▼

X  

UPD6P8 Datasheet(PDF) 41 Page - Renesas Technology Corp

Part # UPD6P8
Description  MOS INTEGRATED CIRCUIT
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD6P8 Datasheet(HTML) 41 Page - Renesas Technology Corp

Back Button UPD6P8 Datasheet HTML 37Page - Renesas Technology Corp UPD6P8 Datasheet HTML 38Page - Renesas Technology Corp UPD6P8 Datasheet HTML 39Page - Renesas Technology Corp UPD6P8 Datasheet HTML 40Page - Renesas Technology Corp UPD6P8 Datasheet HTML 41Page - Renesas Technology Corp UPD6P8 Datasheet HTML 42Page - Renesas Technology Corp UPD6P8 Datasheet HTML 43Page - Renesas Technology Corp UPD6P8 Datasheet HTML 44Page - Renesas Technology Corp UPD6P8 Datasheet HTML 45Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 101 page
background image
39
µPD6P8, 6P8A, 6P8B
Data Sheet U17848EJ5V0DS
7. RESET
A system reset is effected by the following causes:
• When the POC circuit has detected low power-supply voltage
• When the operand value is illegal or does not satisfy the precondition when the HALT instruction is executed
• When the accumulator is 0H when the RLZ instruction is executed
• When stack pointer overflows or underflows
Table 7-1. Hardware Statuses After Reset
Hardware
• Reset by On-Chip POC Circuit During Operation
• Reset by the On-Chip POC Circuit During
• Reset by Other FactorsNote 1
Standby Mode
PC
000H
SP (1 bit)
0B
Data
R0 = DP
000H
memory
R1 to RF
Undefined
Accumulator (A)
Undefined
Status flag (F)
0B
Carry flag (CY)
0B
Timer (10 bits)
000H
Port register
P0
FFH
P1
µPD6P8, 6P8A: ×××× 11×1BNote 2, µPD6P8B: ×××× 11×0BNote 2
Control register P3
0000
×000BNote 3
P4
26H
Notes 1. The following resets are available.
• Reset when executing the HALT instruction (when the operand value is illegal or does not satisfy
the precondition)
• Reset when executing the RLZ instruction (when A = 0)
• Reset by stack pointer’s overflow or underflow
2.
×: Refers to the value by the KI or S2 pin status.
In order to prevent malfunction, be sure to input a low level to one or more of pins KI0 to KI3 when
POC is released by supply voltage rising (Can be left open. When open, leave the pull-down resistor
connected).
3.
×: Refers to the value based on a decrease of power supply voltage (0 when VDD ≤ VID).
Remark VID: RAM retention detection voltage
<R>



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com