Electronic Components Datasheet Search
  English  ▼

X  

UPD9993 Datasheet(PDF) 20 Page - Renesas Technology Corp

Part # UPD9993
Description  MOS INTEGRATED CIRCUIT
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD9993 Datasheet(HTML) 20 Page - Renesas Technology Corp

Back Button UPD9993 Datasheet HTML 16Page - Renesas Technology Corp UPD9993 Datasheet HTML 17Page - Renesas Technology Corp UPD9993 Datasheet HTML 18Page - Renesas Technology Corp UPD9993 Datasheet HTML 19Page - Renesas Technology Corp UPD9993 Datasheet HTML 20Page - Renesas Technology Corp UPD9993 Datasheet HTML 21Page - Renesas Technology Corp UPD9993 Datasheet HTML 22Page - Renesas Technology Corp UPD9993 Datasheet HTML 23Page - Renesas Technology Corp UPD9993 Datasheet HTML 24Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 102 page
background image
µ PD9993
Data Sheet S17306EJ2V0DS
18
2. GENERAL DESCRIPTION
2.1 Block Diagram
Figure 2-1. Block Diagram
Sound
generator
Lch
Lch
D7 to D1
RD_B/SPIMODE
WR_B/SCLK
CS_B/SCS
AGND
LED
Rch
Lch
Analog block
(AVDD, AVDD_P)
Digital block
(DVDD, EVDD)
CLKIN
INT_SG_B
A0/Data,TXD
A2
VIB
LED
VREF
IREF
AVDD
LINEOUT_L
LINEOUT_R
Rch
Rch
RESET_B
Vibrator
ASIO
PLL1
PLL2
DAC
A1/RXD
D0/SERINIT
PS
INT_DSP_B
MP3/AAC
decoder
(DSP)
Lch
Rch
AST
(1) PLL1, PLL2 (CLKIN pin)
Clock input in the range from 2.688 to 26 MHz is supported.
In this block, when a clock with a frequency in this range is input, it is multiplied by the PLL to generate the
fixed frequency clock that is required internally. PLL1 generates the clock signals required by all blocks except
for the sound generator block and MP3/AAC decoder block, and PLL2 generates the clock signal for the sound
generator block and MP3/AAC decoder block. After activation, normal operation begins after at least 5 ms
have elapsed.
(2) CPU interface
This connects to the host CPU via an 8-bit parallel interface or 3/4-wire serial peripheral interface (SPI).
(3) Vibrator, LED control output port
This is an output port for the LED and vibrator.
(4) PCM sound generator block
A PCM sound generator for generation of up to 64 simultaneous tones is on chip, along with a sequencer. The
sampling frequency is 32 kHz. The playback function for ADPCM is also on chip. The sampling frequency
options are 8 kHz × 4 channels, 16 kHz × 2 channels, and 32 kHz × 1 channel.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com