| Electronic Components Datasheet Search |
|
SST25VF040 Datasheet(PDF) 11 Page - Silicon Storage Technology, Inc |
|
|
|||||||||||||||||||||||||||||
SST25VF040 Datasheet(HTML) 11 Page - Silicon Storage Technology, Inc |
|
11 / 23 page ![]() EOL Product Data Sheet 2 Mbit / 4 Mbit SPI Serial Flash SST25VF040 11 ©2006 Silicon Storage Technology, Inc. S71231(04)-00-000 10/06 Sector-Erase The Sector-Erase instruction clears all bits in the selected 4 KByte sector to FFH. A Sector-Erase instruction applied to a protected memory area will be ignored. Prior to any Write operation, the Write-Enable (WREN) instruction must be executed. CE# must remain active low for the duration of the any command sequence. The Sector-Erase instruction is initiated by executing an 8-bit command, 20H, followed by address bits [A23-A0]. Address bits [AMS-A12] (AMS = Most Significant address) are used to determine the sector address (SAX), remaining address bits can be VIL or VIH. CE# must be driven high before the instruction is exe- cuted. The user may poll the Busy bit in the software status register or wait TSE for the completion of the internal self- timed Sector-Erase cycle. See Figure 8 for the Sector- Erase sequence. FIGURE 8: Sector-Erase Sequence Block-Erase The Block-Erase instruction clears all bits in the selected 32 KByte block to FFH. A Block-Erase instruction applied to a protected memory area will be ignored. Prior to any Write operation, the Write-Enable (WREN) instruction must be executed. CE# must remain active low for the duration of any command sequence. The Block-Erase instruction is initiated by executing an 8-bit command, 52H, followed by address bits [A23-A0]. Address bits [AMS-A15] (AMS = Most significant address) are used to determine block address (BAX), remaining address bits can be VIL or VIH. CE# must be driven high before the instruction is executed. The user may poll the Busy bit in the software status register or wait TBE for the completion of the internal self-timed Block- Erase cycle. See Figure 9 for the Block-Erase sequence. FIGURE 9: Block-Erase Sequence CE# SO SI SCK ADD. 01 2 3 4 5 6 7 8 ADD. ADD. 20 HIGH IMPEDANCE 15 16 23 24 31 MODE 0 MODE 3 1231 F07.1 MSB MSB CE# SO SI SCK ADD. 01 2 3 4 5 6 7 8 ADD. ADD. 52 HIGH IMPEDANCE 15 16 23 24 31 MODE 0 MODE 3 1231 F08.1 MSB MSB |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |