Electronic Components Datasheet Search
  English  ▼

X  

RT5510 Datasheet(PDF) 41 Page - Richtek Technology Corporation

Part # RT5510
Description  Audio Amplifier with IV Sense
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RICHTEK [Richtek Technology Corporation]
Direct Link  http://www.richtek.com
Logo RICHTEK - Richtek Technology Corporation

RT5510 Datasheet(HTML) 41 Page - Richtek Technology Corporation

Back Button RT5510 Datasheet HTML 37Page - Richtek Technology Corporation RT5510 Datasheet HTML 38Page - Richtek Technology Corporation RT5510 Datasheet HTML 39Page - Richtek Technology Corporation RT5510 Datasheet HTML 40Page - Richtek Technology Corporation RT5510 Datasheet HTML 41Page - Richtek Technology Corporation RT5510 Datasheet HTML 42Page - Richtek Technology Corporation RT5510 Datasheet HTML 43Page - Richtek Technology Corporation RT5510 Datasheet HTML 44Page - Richtek Technology Corporation RT5510 Datasheet HTML 45Page - Richtek Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 52 page
background image
RT5510
Copyright © 2019 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation
DS5510-00
October
2019
www.richtek.com
41
Address Byte
Bits
Bits Name
Default
Type
Description
0x11
1
7
I2S_LOSS_DET_EN
1
R/W
0 : Disable BCK/LRCK LOSS
auto-detect
1 : Enable BCK/LRCK LOSS
auto-detect (default)
6
BCK_STABLE_CHK_
EN
1
R/W
0 : Disable BCK stable and valid check
1 : Enable BCK stable and valid check
(default)
5
MODE_DET_EN
1
R/W
0 : Disable sampling rate auto-detect
and write SR_MODE/BCK_MODE to
indicate the sampling rate and BCK
mode
1 : Enable SR & BCK mode
auto-detect and read
SR_MODE/BCK_MODE will return the
detection result (default)
4
DSP_MODE_SEL
0
R/W
0 : DSP mode A (default)
1 : DSP mode B
3
TDM_OFFSET
0
R/W
The number of bits between the frame
sync signal transitioning and data
being driven on the data line
0 : The first data can be sampled at
the first BCK rising edge after FSYNC
rising edge (default)
1 : The first data can be sampled at
the second BCK rising edge after
FSYNC rising edge
2:0
AUD_FMT
000
R/W
000 : I2S (default)
001 : Left justify mode
010 : Right justify mode
011 : DSP mode
100 : 8 TDM slots (slot #0 to slot #7)
101 : 16 TDM slots (slot #0 to slot #15)
110 : 32 TDM slots (slot #0 to slot #31)
111 : Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com