Electronic Components Datasheet Search
  English  ▼

X  

TMUX8109 Datasheet(PDF) 26 Page - Texas Instruments

Click here to check the latest version.
Part # TMUX8109
Description  TMUX810x 100-V, Flat RON, Single 8:1 and Dual 4:1 Multiplexers with Latch-Up Immunity and 1.8-V Logic
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMUX8109 Datasheet(HTML) 26 Page - Texas Instruments

Back Button TMUX8109 Datasheet HTML 22Page - Texas Instruments TMUX8109 Datasheet HTML 23Page - Texas Instruments TMUX8109 Datasheet HTML 24Page - Texas Instruments TMUX8109 Datasheet HTML 25Page - Texas Instruments TMUX8109 Datasheet HTML 26Page - Texas Instruments TMUX8109 Datasheet HTML 27Page - Texas Instruments TMUX8109 Datasheet HTML 28Page - Texas Instruments TMUX8109 Datasheet HTML 29Page - Texas Instruments TMUX8109 Datasheet HTML 30Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 43 page
background image
9.4 Device Functional Modes
9.4.1 Normal Mode
In Normal Mode operation, signals of up to VDD and VSS can be passed through the switch from source (Sx) to
drain (D or Dx) or from drain (D or Dx) to source (Sx). Table 9-1 and Table 9-2 provides the address (Ax) pins
and the enable (EN) pin determines which switch path to turn on. The following conditions must be satisfied for
the switch to stay in the ON condition:
• The difference between the primary supplies (VDD – VSS) must be greater than or equal to 10 V. With a
minimum VDD of 10 V.
• The input signals on the source (Sx) or the drain (Dx) must be between VDD and VSS.
• The logic control address pins (Ax) must have selected the switch path.
9.4.2 Truth Tables
Table 9-1 provides the truth tables for the TMUX8108.
Table 9-1. TMUX8108 Truth Table
EN
A2
A1
A0
Normal Condition
0
X(1)
X(1)
X(1)
None
1
0
0
0
S1
1
0
0
1
S2
1
0
1
0
S3
1
0
1
1
S4
1
1
0
0
S5
1
1
0
1
S6
1
1
1
0
S7
1
1
1
1
S8
(1)
"X" means "do not care."
Table 9-2 provides the truth tables for the TMUX8109.
Table 9-2. TMUX8109 Truth Table
EN
A1
A0
Normal Condition
0
X(1)
X(1)
None
1
0
0
S1x
1
0
1
S2x
1
1
0
S3x
1
1
1
S4x
(1)
"X" means "do not care."
If unused, then address (Ax) pins must be tied to GND or Logic High in so that the device does not consume
additional current as highlighted in Implications of Slow or Floating CMOS Inputs. Unused signal path inputs (Sx
or Dx) should be connected to GND for best performance.
TMUX8108, TMUX8109
SCDS435B – SEPTEMBER 2021 – REVISED AUGUST 2023
www.ti.com
26
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TMUX8108 TMUX8109



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com