| Electronic Components Datasheet Search |
|
ES9033Q Datasheet(PDF) 32 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9033Q Datasheet(HTML) 32 Page - ESS Technology,Inc |
|
32 / 103 page ![]() a 0.3.1 ES9033 Datasheet Information ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM 32 Analog Features APLL Figure 9 - Functional Block Diagram of ES9033 APLL The ES9033 has a built in Analog PLL (APLL) for generating frequencies that are unavailable externally. For calculation of the PLL frequency output, use the following formula: ������������������������=( ������������������ ������������ )∗ ������������������ ������������ ������������������ = (225) ������������������������������ Where: a. FBDIV is a 24-bit number b. Fvco = Fout * NO, where Fvco must be between 90MHz and 100MHz c. NI = input dividing ratio, • Accessible from Reg 202-200[9:1], PLL_CLK_IN_DIV d. NO = output dividing ratio • Accessible from Reg 202-200[13:10], PLL_CLK_OUT_DIV e. NFB = feedback dividing ratio, • Accessible from Reg 199-197[23:0], PLL_CLK_FB_DIV PLL Registers • NI – Register 200-202[9:1] PLL_CLK_IN_DIV • NO – Register 200-202[13:10] PLL_CLK_OUT_DIV • FBDIV – Register 197-199[23:0] PLL_CLK_FB_DIV GPIO1/MCLK DATA_CLK φ REG 1V8 NFB NO NI REG 1V2 FOUT |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |