32G431 datasheet(138/198 Pages) STMICROELECTRONICS

138 / 198 page

Electrical characteristics

STM32G431x6 STM32G431x8 STM32G431xB

138/198

DS12589 Rev 6

tSETTLING

Settling time (full scale: for

a 12-bit code transition

between the lowest and the

highest input codes when

DAC_OUT reaches final

value)

VDDA<2,7V

With One comparator

on DAC output

10%-90%

5%-95%

116

1%-99%

181

32lsb

196

1lsb

332

VDDA<2,7V

With One comparator

and OPAMP on DAC

output

10%-90%

128

5%-95%

170

1%-99%

265

32lsb

284

1lsb

483

tWAKEUP(2)

Wakeup time from off state

(setting the ENx bit in the

DAC Control register) until

final value ±1 LSB

Normal mode CL ≤ 10 pF

1.4

3.5

µs

PSRR

VDDA supply rejection ratio

VDD > 2.7 V

VDD <2.7 V

tSAMP

Sampling time in sample

and hold mode (code

transition between the

lowest input code and the

highest input code when

DACOUT reaches final

value ±1LSB)

0.7

µs

CIint

Internal sample and hold

capacitor

dV/dt (hold

phase)

Voltage decay rate in

Sample and hold mode,

during hold phase

CSH = 4 pF

T = 55°C

-50

mV/ms

IDDA(DAC)

DAC consumption from

VDDA

No load, middle code (0x800)

0.2

µA

IDDV(DAC)

DAC consumption from

VREF+

No load, middle code (0x800)(3)

-720

955

1. Guaranteed by design.

2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

3. Worst case consumption is at code 0x800.

Table 70. DAC 15MSPS characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

32G431 Datasheet(PDF) 138 Page - STMicroelectronics

32G431 Datasheet(HTML) 138 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL