| Electronic Components Datasheet Search |
|
TPS37 Datasheet(PDF) 22 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TPS37 Datasheet(HTML) 22 Page - Texas Instruments |
|
22 / 47 page ![]() 8.3.3 Output Logic Configurations TPS37-Q1 has two channels with separate sense pins and reset pins that can be configured independently of each other. Channel 1 is available as Open-Drain and Push-Pull while channel 2 is only available as Open-Drain topology. The available output logic configuration combinations are shown in Table 8-2. Table 8-2. TPS37-Q1 Output Logic DESCRIPTION NOMENCLATURE VALUE GPN TPS37-Q1 (+ topology) CHANNEL 1 CHANNEL 2 Topology (OV and UV only) both channels are either OV or UV • UV = Undervoltage • OV = Overvoltage • PP = Push-Pull • OD = Open-Drain • L = Active low • H = Active high TPS37A-Q1 OV OD L UV OD L TPS37B-Q1 OV PP H UV OD L TPS37C-Q1 OV OD L UV OD H TPS37D-Q1 OV PP H UV OD H TPS37E-Q1 OV OD H UV OD H TPS37F-Q1 OV OD H UV OD L TPS37G-Q1 OV PP L UV OD H TPS37H-Q1 OV PP L UV OD L 8.3.3.1 Open-Drain Open-drain output requires an external pull-up resistor to hold the voltage high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels. To select the right pull-up resistor consider system VOH and the (Ilkg) current provided in the electrical characteristics, high resistors values will have a higher voltage drop affecting the output voltage high. The open-drain output can be connected as a wired-AND logic with other open-drain signals such as another TPS37-Q1 open-drain output pin. 8.3.3.2 Push-Pull Push-Pull output does not require an external resistor since is the output is internally pulled-up to VDD during VOH condition and output will be connected to GND during VOH condition. 8.3.3.3 Active-High (RESET) RESET (active-high), denoted with no bar above the pin label. RESET remains low (VOL, deasserted) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below: • For undervoltage variant the SENSE voltage need to cross the lower boundary (VITN). • For overvoltage variant the SENSE voltage needs to cross the upper boundary (VITP). 8.3.3.4 Active-Low (RESET) RESET (active low) denoted with a bar above the pin label. RESET remains high voltage (VOH, deasserted) (open-drain variant VOH is measured against the pullup voltage) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below: • For undervoltage variant the SENSE voltage need to cross the lower boundary (VITN). • For overvoltage variant the SENSE voltage needs to cross the upper boundary (VITP). TPS37-Q1 SNVSBD9E – AUGUST 2020 – REVISED AUGUST 2023 www.ti.com 22 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: TPS37-Q1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |