Electronic Components Datasheet Search
  English  ▼

X  

AT43USB326 Datasheet(PDF) 29 Page - ATMEL Corporation

Part # AT43USB326
Description  Multimedia USB Keyboard Controller with Embedded Hub
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT43USB326 Datasheet(HTML) 29 Page - ATMEL Corporation

Back Button AT43USB326 Datasheet HTML 25Page - ATMEL Corporation AT43USB326 Datasheet HTML 26Page - ATMEL Corporation AT43USB326 Datasheet HTML 27Page - ATMEL Corporation AT43USB326 Datasheet HTML 28Page - ATMEL Corporation AT43USB326 Datasheet HTML 29Page - ATMEL Corporation AT43USB326 Datasheet HTML 30Page - ATMEL Corporation AT43USB326 Datasheet HTML 31Page - ATMEL Corporation AT43USB326 Datasheet HTML 32Page - ATMEL Corporation AT43USB326 Datasheet HTML 33Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 102 page
background image
29
AT43USB326
3313D–USB–04/06
USB Endpoint
Interrupt Sources
An assertion or activation of one or more bits in the endpoint's Control and Status Register
triggers the endpoint interrupts. These triggers are different for control and non-control end-
points as described in the table below. Please refer to the Control and Status Register for
more information.
USB Interrupt Status Register – UISR
• Bit 7 – SOF INT: Start of Frame Interrupt
This bit is asserted after the USB hardware receives a valid SOF packet.
• Bit 6 – EOF2 INT: EOF2 Interrupt
This bit is asserted 10 clocks before the expected start of a frame.
• Bit 5, 4 – Res: Reserved Bits
These bits are reserved and always read as zero.
• Bit 3 – HEP0 INT: Hub Endpoint 0 Interrupt
• Bit 2 – FEP2 INT: Function Endpoint 2 Interrupt
• Bit 1 – FEP1 INT: Function Endpoint 1 Interrupt
• Bit 0 – FEP0 INT: Function Endpoint 0 Interrupt
The hub and function interrupt bits will be set by the hardware whenever the following bits in
the corresponding endpoint's Control and Status Register are modified by the USB hardware:
1.
RX OUT Packet is set (control and OUT endpoints)
2.
TX Packet Ready is cleared AND TX Complete is set (control and IN endpoints)
3.
RX SETUP is set (control endpoints only)
4.
TX Complete is set
Table 9. USB Endpoint Interrupt Sources
Bit
Endpoint type
RX_OUT_PACKET
CONTROL, OUT
TX_COMPLETE
CONTROL, IN
STALL_SENT
CONTROL, IN
RX_SETUP
CONTROL
Bit
7
6
5
4
3
2
1
0
$1FF7
SOF INT
EOF2 INT
HEP0 INT
FE2 INT
FE1 INT
FE0 INT
UISR
Read/Write
R
R
R
R
R
R
R
R
Initial Value
0
0
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com