AT43USB326 datasheet(59/102 Pages) ATMEL

59 / 102 page

AT43USB326

3313D–USB–04/06

Hub Endpoint 0 Control and Acknowledge Register – HCAR0

Function Endpoint 0 Control and Acknowledge Register – FCAR0

•Bit 7 – DIR: Control transfer direction

It is set by the microcontroller firmware to indicate the direction of a control transfer to the USB

hardware. The FW writes to this bit location after it receives an RX SETUP interrupt. The hard-

ware uses this bit to determine the status phase of a control transfer.

0 = control write or no data stage

1 = control read

•Bit 6 – DATA END

When set to 1 by firmware, this bit indicate that the microcontroller has either placed the last

data packet in FIFO, or that the microcontroller has processed the last data packet it expects

from the Host. This bit is used by control endpoints only together with bit 4 (TX Packet Ready)

to signal the USB hardware to go to the STATUS phase after the packet currently residing in

the FIFO is transmitted. After the hardware completes the STATUS phase it will interrupt the

microcontroller without clearing this bit.

•Bit 5 – FORCE STALL

This bit is set by the microcontroller to indicate a stalled endpoint. The hardware will send a

STALL handshake as a response to the next IN or OUT token, or whenever there is a control

transfer without a Data Stage.

The microcontroller sets this bit if it wants to force a STALL. A STALL is sent if any of the fol-

lowing condition is encountered:

An unsupported request is received.

The host continues to ask for data after the data is exhausted.

The control transfer has no data stage.

•Bit 4 – TX PACKET READY: Transmit Packet Ready

When set by the firmware, this bit indicates that the microcontroller has loaded the FIFO with a

packet of data. This bit is cleared by the hardware after the USB Host acknowledges the

packet. For ISO endpoints, this bit is cleared unconditionally after the data is sent.

This bit is used for the following operations:

Control read transactions by a control endpoint.

IN transactions with DATA1 PID to complete the status phase for a control endpoint,

when this bit is zero but Data End set high (bit 4).

By a BULK IN or ISO IN or INT IN endpoint.

The microcontroller should write into the FIFO only if this bit is cleared. After it has completed

writing the data, it should set this bit. This data can be of zero length.

Bit

Hub EP0

$1FA7

DIR

DATA

END

FORCE

STALL

PACKET

READY

STALL_

SENT_

ACK

RX_

SETUP_

ACK

RX_OUT_

PACKET_

ACK

TX_

COMPLETE_

ACK

HCAR0

Function

EP0 $1FDD

DIR

DATA

END

FORCE

STALL

PACKET

READY

STALL_

SENT_

ACK

RX_

SETUP_

ACK

RX_OUT_

PACKET_

ACK

TX_

COMPLETE_

ACK

FCAR0

Read/Write

R/W

Initial Value

AT43USB326 Datasheet(PDF) 59 Page - ATMEL Corporation

AT43USB326 Datasheet(HTML) 59 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL