AT43USB326 datasheet(61/102 Pages) ATMEL

61 / 102 page

AT43USB326

3313D–USB–04/06

Function Endpoint 1,2 Control and Acknowledge Register – FCAR1,2

• Bit 7 – Reserved

This bit is reserved in the AT43USB326 and will read as zero.

• Bit 6 – DATA END

When set to 1 by firmware, this bit indicate that the microcontroller has either placed the last

data packet in FIFO, or that the microcontroller has processed the last data packet it expects

from the Host.

• Bit 5 – FORCE STALL

This bit is set by the microcontroller to indicate a stalled endpoint. The hardware will send a

STALL handshake as a response to the next IN or OUT token. The microcontroller sets this bit

if it wants to force a STALL. A STALL is send if the host continues to ask for data after the data

is exhausted.

• Bit 4 – TX PACKET RDY: Transmit Packet Ready

When set by the firmware, this bit indicates that the microcontroller has loaded the FIFO with a

packet of data. This bit is cleared by the hardware after the USB Host acknowledges the

packet. For ISO endpoints, this bit is cleared unconditionally after the data is sent.

The microcontroller should write into the FIFO only if this bit is cleared. After it has completed

writing the data, it should set this bit. This data can be of zero length.

The hardware clears this bit after it receives an ACK. If the interrupt is enabled and if the TX

Complete bit is set, clearing the TX Packet Ready bit by the hardware causes an interrupt to

the microcontroller.

• Bit 3 – STALL_SENT_ACK: Acknowledge Stall Sent Interrupt

Firmware sets this bit to clear STALL SENT, CSR bit 3. The 1 written in the CSRACK3 bit is

not actually stored and thus does not have to be cleared.

• Bit 2 – Reserved

This bit is reserved in the AT43USB326 and will read as zero.

• Bit 1 – RX_OUT_PACKET_ACK: Acknowledge RX OUT PACKET Interrupt

Firmware sets this bit to clear RX OUT PACKET, CSR bit1. The 1 written in the CSRACK1 bit

is not actually stored and thus does not have to be cleared.

• Bit 0 – TX_COMPLETE_ACK: Acknowledge TX COMPLETE Interrupt

Firmware sets this bit to clear TX COMPLETE, CSR bit0. The 1 written in the CSRACK0 bit is

not actually stored and thus does not have to be cleared.

Bit

Function EP1 $1FA4

–

DATA

END

FORCE

STALL

TX PACKET

RDY

STALL_SENT-

ACK

–

RX_OUT_PACKET

_ACK

TX_COMPLETE

_ACK

FCAR1

Function EP2 $1FA3

–

DATA

END

FORCE

STALL

TX PACKET

RDY

STALL_SENT-

ACK

–

RX_OUT_PACKET

_ACK

TX_COMPLETE

-ACK

FCAR2

Read/Write

R/W

Initial Value

AT43USB326 Datasheet(PDF) 61 Page - ATMEL Corporation

AT43USB326 Datasheet(HTML) 61 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL