PCD3316 datasheet(12/30 Pages) PHILIPS

12 / 30 page

Philips Semiconductors

PCD3316

CIDCW receiver

Product speciﬁcation

11 March 1999

12 of 30

9397 750 04824

The device that acknowledges must pull down the SDA line during the acknowledge

clock period immediately after the 8th SCL pulse, so that the SDA line is stable LOW

during the HIGH period of the acknowledge related clock pulse (set-up and hold

times must be taken into consideration).

A master receiver must signal an end of data to the transmitter by not generating an

acknowledge on the last byte that has been clocked out of the slave. In this event the

transmitter must leave the data line HIGH to enable the master to generate a STOP

condition.

7.12.5

I2C-bus protocol

Before any data is transmitted on the I2C-bus, the device which should respond is

addressed ﬁrst. The addressing is always carried out with ﬁrst byte transmitted after

the START procedure. One I2C-bus slave address is reserved for the PCD3316, E0H

(1110 0000 for write and 1110 0001 for read).

The I2C-bus protocol is shown in Figure 13. Two different sequences are considered,

the write sequence and the read sequence. Both sequences are initiated with a

START condition (S) from the I2C-bus master which is followed by the PCD3316 slave

address with the read bit cleared. The ﬁrst byte after the I2C-bus address is

interpreted as the address of a PCD3316 register.During the write sequence the

write sequence is ended with a STOP condition from the master. If the addressed

For the read sequence the bus master issues a repeated START condition followed

by the PCD3316 slave address with the read bit set. Then data is read from

previously set address and sent out. When the master responds with an acknowledge

the address of the register is auto incremented and the slave will put the data from

the next register on the bus. The read sequence is stopped when the master stops

giving an acknowledge and generates a STOP condition.

When a non-existing register is addressed the PCD3316 will return FFH. Existing

reserved for test purposes. This address cannot be reached with the auto-increment

function of the I2C-bus interface.

Fig 12. I2C-bus acknowledge.

idth

MBC602

START

condition

clock pulse for

acknowledgement

not acknowledge

acknowledge

DATA OUTPUT

BY TRANSMITTER

DATA OUTPUT

BY RECEIVER

SCL FROM

MASTER

PCD3316 Datasheet(PDF) 12 Page - NXP Semiconductors

PCD3316 Datasheet(HTML) 12 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Datasheet Download

Link URL