Electronic Components Datasheet Search
  English  ▼

X  

AD9948KCPRL Datasheet(PDF) 6 Page - Analog Devices

Part # AD9948KCPRL
Description  10-Bit CCD Signal Processor with Precision Timing??Core
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9948KCPRL Datasheet(HTML) 6 Page - Analog Devices

Back Button AD9948KCPRL Datasheet HTML 2Page - Analog Devices AD9948KCPRL Datasheet HTML 3Page - Analog Devices AD9948KCPRL Datasheet HTML 4Page - Analog Devices AD9948KCPRL Datasheet HTML 5Page - Analog Devices AD9948KCPRL Datasheet HTML 6Page - Analog Devices AD9948KCPRL Datasheet HTML 7Page - Analog Devices AD9948KCPRL Datasheet HTML 8Page - Analog Devices AD9948KCPRL Datasheet HTML 9Page - Analog Devices AD9948KCPRL Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
REV. 0
–6–
AD9948
EQUIVALENT CIRCUITS
R
AVDD
AVSS
AVSS
Circuit 1. CCDIN (Pin 27)
AVDD
AVSS
330
CLI
25k
1.4V
Circuit 2. CLI (Pin 25)
DVSS
DRVDD
DVSS
DRVSS
DATA
THREE-
STATE
DOUT
Circuit 3. Data Outputs D0–D9 (Pins 2–4, 7–13)
DVDD
DVSS
330
Circuit 4. Digital Inputs (Pins 31–35, 38)
HVDD or RGVDD
HVSS or RGVSS
DATA
ENABLE
OUTPUT
Circuit 5. H1–H4 and RG (Pins 14, 15, 18, 19, 21)
TERMINOLOGY
Differential Nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Thus every
code must have a finite width. No missing codes guaranteed to
10-bit resolution indicates that all 1024 codes, respectively,
must be present over all operating conditions.
Peak Nonlinearity
Peak nonlinearity, a full signal chain specification, refers to the
peak deviation of the output of the AD9948 from a true straight
line. The point used as zero scale occurs 0.5 LSB before the
first code transition. Positive full scale is defined as a level 1 LSB
and 0.5 LSB beyond the last code transition. The deviation is
measured from the middle of each particular output code to the
true straight line. The error is then expressed as a percentage of
the 2 V ADC full-scale signal. The input signal is always appro-
priately gained up to fill the ADC’s full-scale range.
Total Output Noise
The rms output noise is measured using histogram techniques.
The standard deviation of the ADC output codes is calculated in
LSB, and represents the rms noise level of the total signal chain
at the specified gain setting. The output noise can be converted
to an equivalent voltage, using the relationship
12
n
LSB
(ADC full scale/
codes)
=
where n is the bit resolution of the ADC. For the AD9948,
1LSB is approximately 1.95 mV.
Power Supply Rejection (PSR)
The PSR is measured with a step change applied to the supply
pins. The PSR specification is calculated from the change in the
data outputs for a given step change in the supply voltage.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com