TCS37209 datasheet(43/88 Pages) OSRAM

43 / 88 page

Page 42

Datasheet, Public

Document Feedback

[v5-00] 2023-Nov-27

TCS3720 − Register O ver view

STATUS_3 Register (Address 0xA2)

Figure 56:

STATUS_3 Register

All flags with access type of RW, SC in STATUS, STATUS_2, and

STATUS_3 registers can be cleared by setting the bit high.

Alternatively, if the INT_READ_CLEAR in the CFG3 register bit is

set, then simply reading these registers automatically clears all

flags.

PID_L Register (Address 0xA5)

Figure 57:

PID_L Register

Addr: 0xA2

STATUS_3

Bit

Bit Name

Default

Access

Bit Description

PWM_PRD_CHG_

INT

RW, SC

Interrupt when there is a change in PWM period.

6:5

Reserved

RW, SC

Reserved. Must be set to default value.

ATINT

RW, SC

Interrupt when ATIME is completed.

3FTINT

RW, SC

Interrupt when FIFO_LVL crosses FIFO_THR_LVL. FTIEN

needs to be set.

2AWINT

RW, SC

Interrupt when AWTIME is completed. To enable AWINT,

both AWEN and AWIEN have to be set.

ASAT

RW, SC

ALS analog saturation.

0AINT

RW, SC

ALS interrupt flag indicates that ALS results have

exceeded the AILT or AIHT thresholds and persistence

settings.

Addr: 0xA5

PID_L

Bit

Bit Name

Default

Access

Bit Description

7:0

PID_L

0x00

The low byte of the 16-bit programmable Proximity ID.

Whenever a proximity pulse is triggered during ASP1 ASP2

sampling period in Full Parallel Mode, PID is written into the

FIFO instead of the actual ALS data if PID_EN is 1.

TCS37209 Datasheet(PDF) 43 Page - OSRAM GmbH

TCS37209 Datasheet(HTML) 43 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL