Electronic Components Datasheet Search
  English  ▼

X  

13202 Datasheet(PDF) 4 Page - Freescale Semiconductor, Inc

Part # 13202
Description  2.4 GHz Low Power Transceiver for the IEEE 802.15.4 Standard
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

13202 Datasheet(HTML) 4 Page - Freescale Semiconductor, Inc

  13202 Datasheet HTML 1Page - Freescale Semiconductor, Inc 13202 Datasheet HTML 2Page - Freescale Semiconductor, Inc 13202 Datasheet HTML 3Page - Freescale Semiconductor, Inc 13202 Datasheet HTML 4Page - Freescale Semiconductor, Inc 13202 Datasheet HTML 5Page - Freescale Semiconductor, Inc 13202 Datasheet HTML 6Page - Freescale Semiconductor, Inc 13202 Datasheet HTML 7Page - Freescale Semiconductor, Inc 13202 Datasheet HTML 8Page - Freescale Semiconductor, Inc 13202 Datasheet HTML 9Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 30 page
background image
MC13202 Technical Data, Rev. 1.2
4
Freescale Semiconductor
2.1.2
802.15.4 Standard-Compliant MAC
•
Supports star, mesh and cluster tree topologies
•
Supports beaconed networks
•
Supports GTS for low latency
•
Multiple power saving modes (idle doze, hibernate)
2.1.3
ZigBee-Compliant Network Stack
•
Supports ZigBee 1.0 specification
•
Supports star, mesh and tree networks
•
Advanced Encryption Standard (AES) 128-bit security
3
Block Diagrams
Figure 1 shows a simplified block diagram of the MC13202 which is an 802.15.4 Standard compatible
transceiver that provides the functions required in the physical layer (PHY) specification.
Figure 1. 802.15.4 Modem Simplified Block Diagram
Phase Shift Modulator
RST
GPIO1
GPIO2
GPIO3
GPIO4
XTAL2
XTAL1
RFIN_M
(PAO_M)
PAO_P
PAO_M
MOSI
MISO
SPICLK
RXTXEN
CE
ATTN
GPIO5
GPIO6
GPIO7
Receiv e
Packet RAM
Transmit
Packet RAM 1
Transmit RAM
Arbiter
Receiv e RAM
Arbiter
PA
VCO
Crystal
Oscillator
Sy mbol
Generation
FCS
Generation
Header
Generation
Sequence
Manager
(Control Logic)
VDDLO2
÷4
256 MHz
2.45 GHz
LNA
1st IF Mix er
IF = 65 MHz
2nd IF Mix er
IF = 1 MHz PMA
Decimation
Filter
Matched
Filter
Baseband
Mix er
DCD
CCA
Packet
Processor
IRQ
Arbiter
24 Bit Ev ent Timer
IRQ
16 MHz
AGC
Analog
Regulator
VBATT
Digital
Regulator L
Digital
Regulator H
Pow er-Up
Control
Logic
Cry stal
Regulator
VCO
Regulator
VDDINT
Programmable
Prescaler
CLKO
4 Programmable
Timer Comparators
Synthesizer
VDDD
VDDVCO
VDDA
VDDLO1
Transmit
Packet RAM 2
T / R
RFIN_P
(PAO_P)
CT_Bias



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com