Electronic Components Datasheet Search
  English  ▼

X  

M68HC08 Datasheet(PDF) 41 Page - Freescale Semiconductor, Inc

Part # M68HC08
Description  Microcontrollers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC08 Datasheet(HTML) 41 Page - Freescale Semiconductor, Inc

Back Button M68HC08 Datasheet HTML 37Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 38Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 39Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 40Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 41Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 42Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 43Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 44Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 45Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 124 page
background image
MC68HC05C9A Advance Information Data Sheet, Rev. 5.1
Freescale Semiconductor
41
Chapter 7
Input/Output Ports
7.1 Introduction
This section briefly describes the 31 input/output (I/O) lines arranged as one 7-bit and three 8-bit ports.
All of these port pins are programmable as either inputs or outputs under software control of the data
direction registers.
NOTE
To avoid a glitch on the output pins, write data to the I/O port data register
before writing a 1 to the corresponding data direction register.
7.2 Port A
Port A is an 8-bit bidirectional port which does not share any of its pins with other subsystems. The port
A data register is at $0000 and the data direction register (DDR) is at $0004. The contents of the port A
data register are indeterminate at initial power-up and must be initialized by user software. Reset does
not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs.
Writing a 1 to a DDR bit sets the corresponding port bit to output mode. A block diagram of the port logic
is shown in Figure 7-1.
Figure 7-1. Port A I/O Circuit
DATA DIRECTION
REGISTER BIT
LATCHED OUTPUT
DATA BIT
I/O
PIN
INPUT
REG.
BIT
INPUT
I/O
OUTPUT
INTERNAL
HC05
CONNECTIONS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com