| Electronic Components Datasheet Search |
|
M68HC08 Datasheet(PDF) 90 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
M68HC08 Datasheet(HTML) 90 Page - Freescale Semiconductor, Inc |
|
90 / 124 page ![]() Electrical Specifications MC68HC05C9A Advance Information Data Sheet, Rev. 5.1 90 Freescale Semiconductor 12.5 5.0-Volt DC Electrical Characteristics Characteristic(1) (2) Symbol Min Typ Max Unit Output voltage ILoad = 10.0 µA ILoad = –10.0 µA VOL VOH — VDD–0.1 — — 0.1 — V Output high voltage (ILoad = –0.8 mA) PA7–PA0, PB7–PB0, PC6–PC0, TCMP, PD7, PD0 (ILoad = –1.6 mA) PD5–PD1 (ILoad = –5.0 mA) PC7 VOH VDD–0.8 VDD–0.8 VDD–0.8 — — — — — — V Output low voltage (ILoad = 1.6 mA) PA7–PA0, PB7–PB0, PC6–PC0, PD7, PD5–PD0, TCMP (ILoad = 10 mA) PC7 VOL — — — — 0.4 0.4 V Input high voltage PA7–PA0, PB7–PB0, PC7–PC0, PD7, PD5–PD0, TCAP, IRQ, RESET, OSC1 VIH 0.7 × VDD — VDD V Input low voltage PA7–PA0, PB7–PB0, PC7–PC0, PD7, PD5–PD0, TCAP, IRQ, RESET, OSC1 VIL VSS — 0.2 × VDD V Supply current (4.5–5.5 Vdc @ fOP = 2.1 MHz) Run(3) Wait(4) Stop(5) 25 °C 0 to 70 °C –40 to +125 °C IDD — — — — — 3.5 1.0 1.0 2.0 7.0 5.25 3.25 20.0 40.0 50.0 mA mA µA µA µA I/O ports hi-z leakage current PA7–PA0, PB7–PB0 (without pullup) PC7–PC0, PD7, PD5–PD0 IOZ —1.0 10 µA Input current RESET, IRQ, OSC1, TCAP, PD7, PD5–PD0 IIn —0.5 1 µA Input pullup current(6) PB7–PB0 (with pullup) IIn 5— 60 µA Capacitance Ports (as input or output) RESET, IRQ, OSC1, TCAP, PD7, PD5, PD0 COut CIn — — — — 12 8 pF 1. VDD = 5.0 Vdc ± 10%, VSS = 0 Vdc, TA = –40 to +125°C, unless otherwise noted 2. Typical values reflect measurements taken on average processed devices at the midpoint of voltage range, 25 °C only. 3. Run (operating) IDD measured using external square wave clock source; all I/O pins configured as inputs, port B = VDD, all other inputs VIL = 0.2 V, VIH = VDD –0.2 V; no dc loads; less than 50 pF on all outputs; CL = 20 pF on OSC2 4. Wait IDD measured using external square wave clock source; all I/O pins configured as inputs, port B = VDD, all other inputs VIL = 0.2 V, VIH = VDD –0.2 V; no dc loads; less than 50 pF on all outputs; CL = 20 pF on OSC2. Wait IDD is affected linearly by the OSC2 capacitance. 5. Stop IDD measured with OSC1 = 0.2 V; all I/O pins configured as inputs, port B = VDD, all other inputs VIL = 0.2 V, VIH = VDD –0.2 V 6. Input pullup current measured with VIL = 0.2 V |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |