5.18 Switching Characteristics—3.3-V Supply

VCC1 = VCC2 = 3.3 V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tPLH, tPHL

Propagation delay time

at 100kbps

See Figure 6-1

11

18

ns

PWD

Pulse width distortion(1) |tPHL – tPLH|

0.5

7

ns

tsk(o)

Channel-to-channel output skew time(2)

Same-direction channels

6

ns

tsk(pp)

Part-to-part skew time(3)

7

ns

tr

Output signal rise time

See Figure 6-1

1.6

3.2

ns

tf

Output signal fall time

1.6

3.2

ns

tPHZ

Disable propagation delay, high-to-high impedance output

See Figure 6-2

23.2

34.4

ns

tPLZ

Disable propagation delay, low-to-high impedance output

23.2

34.4

ns

tPZH

Enable propagation delay, high impedance-to-high output for

ISO674x

16.6

23

ns

tPZL

Enable propagation delay, high impedance-to-low output for

ISO674x

16.6

23

ns

tPU

Time from UVLO to valid output data

300

µs

tDO

Default output delay time from input power loss

Measured from the time VCC goes

below 1.2 V. See Figure 6-3

0.1

0.3

µs

tie

Time interval error

216 – 1 PRBS data at 50 Mbps

1

ns

(1)

Also known as pulse skew.

(2)

tsk(o) is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same

direction while driving identical loads.

(3)

tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same

direction while operating at identical supply voltages, temperature, input signals and loads.

www.ti.com

ISO6740-Q1, ISO6741-Q1, ISO6742-Q1

SLLSFG4F – DECEMBER 2019 – REVISED JUNE 2024

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

21

Product Folder Links: ISO6740-Q1 ISO6741-Q1 ISO6742-Q1