
- 6 -
© Andigilog, Inc. 2006
www.andigilog.com
August 2006 - 70A05003
aSC7512
Serial Port Timing
(TA = 25 °C, VDD = 3.3V unless otherwise noted, Guaranteed by design, not production tested)
Parameter
Symbol
Min
Typ
Max
Units
SCL Operating Frequency
fSCL
400
kHz
SCL Clock Transition Time
tT:LH , tT:HL
300
ns
SCL Clock Low Period
tLOW
1.3
μs
SCL Clock High Period
tHIGH
0.6
50
μs
Bus free time between a Stop and a new Start Condition
tBUF
1.3
μs
Data in Set-Up to SCL High
tSU:DAT
100
ns
Data Out Stable after SCL Low
tHD:DAT
300
ns
SCL Low Set-up to SDA Low (Repeated Start Condition)
tSU:STA
600
ns
SCL High Hold after SDA Low (Start Condition)
tHD:STA
600
ns
SDA High after SCL High (Stop Condition)
tSU:STO
600
ns
Time in which aSC7512 must be operational after a power-on reset
tPOR
500
ms
5. These specifications are guaranteed only for the test conditions listed.
6. The accuracy of the aSC7512 is guaranteed when using the thermal diode of a processor or any thermal diode with a non-ideality
of 1.008 and internal series resistance of 3.52Ω. When using a 2N3904 type transistor as a thermal diode the error band will be
typically shifted depending on transistor characteristics.
7. Accuracy (expressed in °C) = Difference between the aSC7512 reported output temperature and the temperature being
measured. Local temperature accuracy does not include the effects of self-heating. The rise in temperature due to self-heating is
the product of the internal power dissipation of the aSC7512 and the thermal resistance. See (Note 3) for the thermal resistance
to be used in the self-heating calculation.
8. Holding the SMBDAT and/or SMBCLK lines Low for a time interval greater than
tTIMEOUT will reset the aSC7512’s SMBus state
machine, therefore setting the SMBDAT pin to a high impedance state.
tHD:STA
tSU:STO
tSU:DAT
SCL
SDA
tBUF
tSU:STA
tHD:DAT
SCL
SDA
Data Out
10
10
90
tT:LH
tT:HL
tLOW
tHIGH
90