Electronic Components Datasheet Search
  English  ▼

X  

TDA5360 Datasheet(PDF) 8 Page - NXP Semiconductors

Part # TDA5360
Description  Pre-Amplifier for Hard Disk Drive with MR-Read / Inductive Write Heads
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA5360 Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button TDA5360 Datasheet HTML 4Page - NXP Semiconductors TDA5360 Datasheet HTML 5Page - NXP Semiconductors TDA5360 Datasheet HTML 6Page - NXP Semiconductors TDA5360 Datasheet HTML 7Page - NXP Semiconductors TDA5360 Datasheet HTML 8Page - NXP Semiconductors TDA5360 Datasheet HTML 9Page - NXP Semiconductors TDA5360 Datasheet HTML 10Page - NXP Semiconductors TDA5360 Datasheet HTML 11Page - NXP Semiconductors TDA5360 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 34 page
background image
1998 July 30
Philips Semiconductors
Objective Specification, Revision 2.2
Pre-Amplifier for Hard Disk Drive with
MR-Read / Inductive Write Heads
TDA5360
8
8
PAD DESCRIPTION
SYMBOL
Pin
Description
VCC
+5V supply
GND
Ground
VEE
-5V supply
RDP,RDN
output
Read Data, Differential read signal outputs
RWN
logic input
Read/Write : read = HIGH, write = LOW
WDP,WDN
input
Differential PECL or current mode write data input
FLT
output
input
In Write mode, a fault is flagged when FLT is high.
In Read Mode, a fault is flagged when FLT is low.
a 5k
Ω external resistor must be connected between FLT and VCC.
This pad is used as an input in MDS mode.
REXT
a 10k
Ω external resistor must be connected between REXT and GND
SEN
logic input
Serial Enable line. Active High
SCLK
logic input
Serial Clock line. 40 MHz max.
SDATA
logic
input/output
Serial Data line. Bi-directional interface
BFAST
logic input
Controls reader passband or enables the Imr generator depending on the state
of BFCTL bit from Reg.01
DRN
logic input
Selects the dummy head or performs a system reset depending on the state of
RSTDMY bit from Reg.09
RP0...RP11
input
MR head connections, positive end
RN0...RN11
input
MR head connections, negative end
WP0...WP11
output
Write head connections, positive end
WN0...WN11
output
Write head connections, negative end
STWN
logic input
Set Low for Servo Track Write mode only
CS0
logic input
Code for Chip ID
CS1
logic input
Code for Chip ID



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com