RT1060 datasheet(2/119 Pages) NXP

2 / 119 page

i.MX RT1060 Crossover Processors for Consumer Products, Rev. 4, 04/2024

NXP Semiconductors

i.MX RT1060 Introduction

The i.MX RT1060 is specifically useful for applications such as:

• Industrial Human Machine Interfaces (HMI)

• Motor Control

• Home Appliance

1.1

Features

The i.MX RT1060 processors are based on Arm Cortex-M7 Core Platform, which has the following

features:

• Supports single Arm Cortex-M7 Core with:

— 32 KB L1 Instruction Cache

— 32 KB L1 Data Cache

— Full featured Floating Point Unit (FPU) with support of the VFPv5 architecture

— Support the Armv7-M Thumb instruction set

• Integrated MPU, up to 16 individual protection regions

• Tightly coupled GPIOs, operating at the same frequency as Arm Core

• Up to 512 KB I-TCM and D-TCM in total

• Frequency of 600 MHz

• Cortex M7 CoreSight™ components integration for debug

• Frequency of the core, as per Table 10, "Operating ranges," on page 25.

The SoC-level memory system consists of the following additional components:

— Boot ROM (128 KB)

— On-chip RAM (1 MB)

– 512 KB OCRAM shared between ITCM/DTCM and OCRAM

– Dedicate 512 KB OCRAM

• External memory interfaces:

— 8/16-bit SDRAM, up to SDRAM-133/SDRAM-166

— 8/16-bit SLC NAND FLASH, with ECC handled in software

— SD/eMMC

— SPI NOR/NAND FLASH

— Parallel NOR FLASH with XIP support

— Two single/dual channel Quad SPI FLASH with XIP support

• Timers and PWMs:

— Two General Programmable Timers (GPT)

– 4-channel generic 32-bit resolution timer for each

– Each support standard capture and compare operation

— Four Periodical Interrupt Timers (PIT)

– Generic 32-bit resolution timer

RT1060 Datasheet(PDF) 2 Page - NXP Semiconductors