Electronic Components Datasheet Search
  English  ▼

X  

TUSB1064 Datasheet(PDF) 19 Page - Texas Instruments

Click here to check the latest version.
Part # TUSB1064
Description  TUSB1064-Q1 USB Type-C® DP Alt Mode 10Gbps Sink-Side Linear Redriver Crosspoint Switch
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TUSB1064 Datasheet(HTML) 19 Page - Texas Instruments

Back Button TUSB1064 Datasheet HTML 15Page - Texas Instruments TUSB1064 Datasheet HTML 16Page - Texas Instruments TUSB1064 Datasheet HTML 17Page - Texas Instruments TUSB1064 Datasheet HTML 18Page - Texas Instruments TUSB1064 Datasheet HTML 19Page - Texas Instruments TUSB1064 Datasheet HTML 20Page - Texas Instruments TUSB1064 Datasheet HTML 21Page - Texas Instruments TUSB1064 Datasheet HTML 22Page - Texas Instruments TUSB1064 Datasheet HTML 23Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 52 page
background image
7.3 Feature Description
7.3.1 USB 3.2
The TUSB1064-Q1 supports USB 3.2 datarates up to 10Gbps. The TUSB1064-Q1 supports all the USB defined
power states (U0, U1, U2, and U3). The TUSB1064-Q1 is a linear redriver, therefore the device cannot decode
USB3.2 physical layer traffic. The TUSB1064-Q1 monitors the actual physical layer conditions like receiver
termination, electrical idle, LFPS, and SuperSpeed signaling rate to determine the USB power state of the USB
3.2 interface.
The TUSB1064-Q1 features an intelligent low-frequency periodic signaling (LFPS) detector. The LFPS detector
automatically senses the low-frequency signals and disables receiver equalization functionality. When not
receiving LFPS, the TUSB1064-Q1 enables receiver equalization based on the EQ[1:0] and SSEQ[1:0] pins
or values programmed into EQ1_SEL, EQ2_SEL, and SSEQ_SEL registers.
7.3.2 DisplayPort
The TUSB1064-Q1 supports up to four DisplayPort lanes at datarates up to 8.1Gbps (HBR3). When
configured in DisplayPort mode, the TUSB1064-Q1 monitors the native AUX traffic as the device traverses
between DisplayPort source and DisplayPort sink. For the purposes of reducing power, the TUSB1064-Q1
manages the number of active DisplayPort lanes based on the content of the AUX transactions. The
TUSB1064-Q1 snoops native AUX writes to DPCD registers 0x00101 (LANE_COUNT_SET) and 0x00600
(SET_POWER_STATE) of the DisplayPort sink. The TUSB1064-Q1 disables or enables lanes based on value
written to LANE_COUNT_SET. The TUSB1064-Q1 disables all lanes when SET_POWER_STATE is in the D3.
Otherwise, active lanes are based on value of LANE_COUNT_SET.
DisplayPort AUX snooping is enabled by default but can be disabled by changing the AUX_SNOOP_DISABLE
register. After AUX snoop is disabled, management of TUSB1064-Q1 DisplayPort lanes are controlled through
various configuration registers.
Note
AUX snooping feature is only supported when TUSB1064-Q1 is configured for I2C mode. When
TUSB1064-Q1 is configured for GPIO mode, the AUX snoop feature is disabled and all four DP lanes
are enabled if HPDIN is asserted high.
When the TUSB1064-Q1 AUX snoop feature is enabled, the syncs defined by the DisplayPort
standard must be received for AUX snoop feature to function properly. AUX writes to the
DPCD address 0x00600 and 0x00101 of the panel can result in SET_POWER_STATE and
LANE_COUNT_SET fields at TUSB1064-Q1 offset 0x12 to get set to the appropriate value. If these
fields do not get set correctly, then incoming AUX may not be compliant. If this is the case, then it is
best to disable AUX snoop by setting the AUX_SNOOP_DISABLE field at offset 0x13.
7.3.3 4-Level Inputs
The TUSB1064-Q1 has (I2C_EN, EQ[1:0], DPEQ[1:0], and SSEQ[1:0]) 4-level inputs pins that are used to
control the equalization gain and place TUSB1064-Q1 into different modes of operation. These 4-level inputs
use a resistor divider to help set the four valid levels and provide a wider range of control settings. There is
an internal 35kΩ pullup and a 95kΩ pulldown. These resistors, together with the external resistor connection
combine to achieve the desired voltage level.
Table 7-1. 4-Level Control Pin Settings
LEVEL
SETTINGS
0
Tie 1kΩ 5% to GND
R
Tie 20kΩ 5% to GND
F
Float (leave pin open)
1
Tie 1kΩ 5% to VCC
www.ti.com
TUSB1064-Q1
SLLSFP0 – SEPTEMBER 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
19
Product Folder Links: TUSB1064-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com