Electronic Components Datasheet Search
  English  ▼

X  

PM7366-PI Datasheet(PDF) 145 Page - PMC-Sierra, Inc

Part # PM7366-PI
Description  FRAME ENGINE AND DATA LINK MANAGER
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7366-PI Datasheet(HTML) 145 Page - PMC-Sierra, Inc

Back Button PM7366-PI Datasheet HTML 141Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 142Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 143Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 144Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 145Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 146Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 147Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 148Page - PMC-Sierra, Inc PM7366-PI Datasheet HTML 149Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 286 page
background image
RELEASED
PM7366 FREEDM-8
DATA SHEET
PMC-1970930
ISSUE 4
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
132
LCACHE:
The large buffer cache enable bit (LCACHE) enables caching of Large Buffer RPDRs. When
LCACHE is set high, RPDRs are fetched from the RPDR Large Buffer Free Queue in groups
of up to six. When LCACHE is set low, RPDRs are fetched one at a time.
SCACHE:
The small buffer cache enable bit (SCACHE) enables caching of Small Buffer RPDRs. When
SCACHE is set high, RPDRs are fetched from the RPDR Small Buffer Free Queue in groups
of up to six. When SCACHE is set low, RPDRs are fetched one at a time.
RAWMAX[1:0]:
The RAWMAX[1:0] field determines how ‘raw’ (i.e. non packet delimited) data is written to
host memory. Raw data is written to buffers in host memory in the same manner as packet
delimited data. Whenever RAWMAX[1:0] + 1 buffers have been filled, the resulting buffer
chain is placed in the ready queue.
RPQ_RDYN[2:0]:
The RPQ_RDYN[2:0] field sets the number of receive packet descriptor references (RPDRs)
that must be placed onto the RPDR ready queue before the RPDR ready interrupt
(RPQRDYI) is asserted, as follows:
Table 19 – RPQ_RDYN[2:0] settings
RPQ_RDYN[2:0]
No of RPDRs
000
1
001
4
010
6
011
8
100
16
101
32
110
Reserved
111
Reserved
RPQ_LFN[1:0]:
The RPQ_LFN[1:0] field sets the number of times that a block of RPDRs are read from the
Large Buffer Free Queue to the RMACs internal cache before the RPDR Large Buffer Free
Queue interrupt (RPQLFI) is asserted, as follows:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com