Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PPC405EP Datasheet(PDF) 32 Page - Applied Micro Circuits Corporation

Part # PPC405EP
Description  PowerPC 405EP Embedded Processor
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMCC [Applied Micro Circuits Corporation]
Direct Link  http://www.amcc.com
Logo AMCC - Applied Micro Circuits Corporation

PPC405EP Datasheet(HTML) 32 Page - Applied Micro Circuits Corporation

Back Button PPC405EP Datasheet HTML 28Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 29Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 30Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 31Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 32Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 33Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 34Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 35Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 36Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 50 page
background image
PPC405EP – PowerPC 405EP Embedded Processor
32
AMCC
Revision 1.07 – September 10, 2007
Data Sheet
PCIReq1:2
PCIReq input when internal arbiter is used.
I
5V tolerant
3.3V PCI
PCIGnt0/Req
Gnt0 when internal arbiter is used
or
Req when external arbiter is used.
O
5V tolerant
3.3V PCI
PCIGnt1:2
PCIGnt output when internal arbiter is used.
O
5V tolerant
3.3V PCI
Ethernet Interface
PHY0Rx0:1D3:0
Received data. This is a nibble wide bus from the PHY. The data is
synchronous with the PHY0RxClk.
I
5V tolerant
3.3V LVTTL
1
EMC0Tx0:1D3:0
Transmit data. A nibble wide data bus towards the net. The data is
synchronous to the PHY0TxClk.
O
5V tolerant
3.3V LVTTL
PHY0Rx0:1Err
Receive Error. This signal comes from the PHY and is synchronous to
the PHY0RxClk.
I
5V tolerant
3.3V LVTTL
1
PHY0Rx0:1Clk
Receive Medium clock. This signal is generated by the PHY. If an
EMAC interface is not used, this clock must be present in order to
reset the EMAC.
I
5V tolerant
3.3V LVTTL
1
PHY0Rx0:1DV
Receive Data Valid. Data on the Data Bus is valid when this signal is
activated. Deassertion of this signal indicates end of the frame
reception.
I
5V tolerant
3.3V LVTTL
1
PHY0CrS0:1
Carrier Sense signal from the PHY. This is an asynchronous signal.
I
5V tolerant
3.3V LVTTL
1
EMC0Tx0:1Err
Transmit Error. This signal is generated by the Ethernet controller, is
connected to the PHY and is synchronous with the PHYTxClk. It
informs the PHY that an error was detected.
O
5V tolerant
3.3V LVTTL
EMC0Tx0:1En
Transmit Enable. This signal is driven by the EMAC to the PHY. Data
is valid during the active state of this signal. Deassertion of this signal
indicates end of frame transmission. This signal is synchronous to the
PHY0TxClk.
O
5V tolerant
3.3V LVTTL
PHY0Tx0:1Clk
This clock comes from the PHY and is the Medium Transmit clock. If
an EMAC interface is not used, this clock must be present in order to
reset the EMAC.
I
5V tolerant
3.3V LVTTL
1
PHY0Col0:1
Collision signal from the PHY. This is an asynchronous signal.
I
5V tolerant
3.3V LVTTL
1
EMC0MDClk
Management Data Clock. The MDClk is sourced to the PHY.
Management information is transferred synchronously with respect to
this clock.
O
5V tolerant
3.3V LVTTL
EMC0MDIO
Management Data Input/Output is a bidirectional signal between the
Ethernet controller and the PHY. It is used to transfer control and
status information.
I/O
5V tolerant
3.3V LVTTL
1
Table 6. Signal Functional Description (Sheet 2 of 6)
Secondary multiplexed signals are shown in brackets.
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Bus Control Signals” on page 30.
Signal Name
Description
I/O
Type
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com