Electronic Components Datasheet Search
  English  ▼

X  

PPC405EP Datasheet(PDF) 47 Page - Applied Micro Circuits Corporation

Part # PPC405EP
Description  PowerPC 405EP Embedded Processor
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMCC [Applied Micro Circuits Corporation]
Direct Link  http://www.amcc.com
Logo AMCC - Applied Micro Circuits Corporation

PPC405EP Datasheet(HTML) 47 Page - Applied Micro Circuits Corporation

Back Button PPC405EP Datasheet HTML 42Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 43Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 44Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 45Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 46Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 47Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 48Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 49Page - Applied Micro Circuits Corporation PPC405EP Datasheet HTML 50Page - Applied Micro Circuits Corporation  
Zoom Inzoom in Zoom Outzoom out
 47 / 50 page
background image
PPC405EP – PowerPC 405EP Embedded Processor
Revision 1.07 – September 10, 2007
AMCC
47
Data Sheet
Table 15. I/O Specifications—Group 2
Notes:
1. The SDRAM command interface is configurable through SDRAM0_TR[LDF] to provide a 2 to 4 cycle delay before the
command is used by SDRAM.
2. SDRAM I/O timings are specified relative to a MemClkOut terminated into a lumped 10pF load.
3. SDRAM interface hold times are guaranteed at the PPC405EP package pin. System designers must use the PPC405EP IBIS
model (available from www.amcc.com) to ensure their clock distribution topology minimizes loading and reflections, and that
the relative delays on clock wiring do not exceed the delays on other SDRAM signal wiring.
4. PerClk rising edge at package pin with a 10pF load trails the internal PLB clock by approximately 0.8ns.
5. IOH is specified at 2.4V and IOL is specified at 0.4V.
Signal
Input (ns)
Output (ns)
Output Current (mA)
Clock
Notes
Setup Time
(TIS min)
Hold Time
(TIH min)
Valid Delay
(TOV max)
Hold Time
(TOH min)
IOH
(minimum)
IOL
(minimum)
SDRAM Interface
BA1:0
na
na
4.7
2
15.3
10.2
MemClkOut
1, 2
BankSel3:0
na
na
4.5
1.7
15.3
10.2
MemClkOut
1, 2
CAS
na
na
4.8
2
15.3
10.2
MemClkOut
1, 2
ClkEn0:1
na
na
4.1
1.6
28.7
19.3
MemClkOut
1, 2
DQM0:3
na
na
4.7
1.9
15.3
10.2
MemClkOut
1, 2
MemAddr12:00
na
na
4.8
2.1
15.3
10.2
MemClkOut
1, 2
MemData00:31
1.6
1
4
1.2
15.3
10.2
MemClkOut
1, 2
RAS
na
na
5
2.1
15.3
10.2
MemClkOut
1, 2
WE
na
na
4.9
2
15.3
10.2
MemClkOut
1, 2
External Slave Peripheral Interface
PerAddr06:31
na
na
3.8
1.6
15.3
10.2
PerClk
[PerBLast]4
1
8
0
12
8
PerClk
PerCS0
[PerCS1:4]
na
na
4.1
1.5
10.3
7.1
PerClk
PerData00:31
5
1
6.4
1.5
15.3
10.2
PerClk
PerOE
na
na
4.1
1.5
10.3
7.1
PerClk
PerR/W
na
na
4.1
1.6
10.3
7.1
PerClk
PerReady
6.5
1
na
na
na
na
PerClk
PerWBE0:3
na
na
4.1
1.6
10.3
7.1
PerClk
ExtReset
na
na
na
na
15.3
10.2
PerClk
PerClk
na
na
0.4
-0.2
15.3
10.2
PLB Clk
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com