Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

405GP Datasheet(PDF) 56 Page - Applied Micro Circuits Corporation

Part # 405GP
Description  Power PC 405GP Embedded Processor
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMCC [Applied Micro Circuits Corporation]
Direct Link  http://www.amcc.com
Logo AMCC - Applied Micro Circuits Corporation

405GP Datasheet(HTML) 56 Page - Applied Micro Circuits Corporation

Back Button 405GP Datasheet HTML 51Page - Applied Micro Circuits Corporation 405GP Datasheet HTML 52Page - Applied Micro Circuits Corporation 405GP Datasheet HTML 53Page - Applied Micro Circuits Corporation 405GP Datasheet HTML 54Page - Applied Micro Circuits Corporation 405GP Datasheet HTML 55Page - Applied Micro Circuits Corporation 405GP Datasheet HTML 56Page - Applied Micro Circuits Corporation 405GP Datasheet HTML 57Page - Applied Micro Circuits Corporation 405GP Datasheet HTML 58Page - Applied Micro Circuits Corporation 405GP Datasheet HTML 59Page - Applied Micro Circuits Corporation  
Zoom Inzoom in Zoom Outzoom out
 56 / 59 page
background image
405GP – Power PC 405GP Embedded Processor
56
AMCC
Revision 2.03 – September 7, 2007
Data Sheet
PCI Divider from PLB 2, 3
D18/A20
GPIO1[TS1E]
C20/C19
GPIO2[TS2E]
Divide by 1
0
0
Divide by 2
0
1
Divide by 3
1
0
Divide by 4
1
1
External Bus Divider from PLB 2
K25/K20
EMCTxErr
K23/J21
EMCTxEn
Divide by 2
0
0
Divide by 3
0
1
Divide by 4
1
0
Divide by 5
1
1
ROM Width
AC2/N3
UART1_Tx
AD2/N7
UART1_RTS/
UART1_DTR
8-bit ROM
0
0
16-bit ROM
0
1
32-bit ROM
1
0
Reserved
1
1
ROM Location
U2/P4
HoldAck
PPC405GP Peripheral Attach
0
PPC405GP PCI Attach
1
PCI Asynchronous Mode Enable
Y3/U4
ExtAck
Synchronous PCI Mode
0
Asynchronous Mode
1
PCI Arbiter Enable 3
AF18/AB18
GPIO4[TS2O]
Internal Arbiter Disabled
0
Internal Arbiter Enabled
1
Note:
1. The tune bits adjust parameters that control PLL jitter. The recommended values minimize jitter for the PLL implemented in the
PPC405GP. These bits are shown for information only; and do not require modification except in special clocking circumstances such as
spread spectrum clocking. For details on the use of Spread Spectrum Clock Generators (SSCGs) with the PPC405GP, visit the technical
documents area of the AMCC PowerPC web site.
2. Not all combinations of dividers produce valid operating configurations. Frequencies must be within the limits specified in “Clocking
Specifications” on page 47. Further requirements are detailed in the Clocking chapter of the PowerPC 405GP Embedded Processor
User’s Manual.
3. Additional consideration must be given to pins that normally function as Trace signals. Improved design margin can be gained by using
three-state buffers instead of strapping resistors, and minimizing trace lengths and stubs.
PPC405GP Strapping Pin Assignments (Part 2 of 2)
Function
Option
Ball Strapping



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com