F49L004BA datasheet(13/46 Pages) ESMT

13 / 46 page

EFST

preliminary

F49L004UA / F49L004BA

Elite Flash Storage Technology Inc.

Publication Date : Aug. 2003

Revision: 0.2

13/46

The system must write the Erase Resume command

(address bits are “don’t care” as shown in Table 5) to

exit the erase suspend mode and continue the sector

erase operation. Further writes of the Resume

command are ignored. Another Erase Suspend

command can be written after the device has resumed

erasing.

Auto-select Command

The auto-select command sequence allows the host

system to access the manufacturer and devices codes,

and determine whether or not a sector is protected.

Table 6 shows the address and data requirements. This

method is an alternative to that shown in Table 4, which

is intended for PROM programmers and requires VID on

address bit A9.

The auto-select command sequence is initiated by

writing two unlock cycles, followed by the auto-select

command. The device then enters the auto-select

mode, and the system may read at any address any

number of times, without initiating another command

sequence. The read cycles at address 04H, 08H, 0CH,

and 00H retrieves the EFST manufacturer ID. A read

cycle at address 01H retrieves the device ID. A read

cycle containing a sector address (SA) and the address

02H returns 01H if that sector is protected, or 00H if it is

unprotected. Refer to Tables 1 and 2 for valid sector

addresses.

The system must write the reset command to exit the

auto-select mode and return to reading array data.

7.3 Write Operation Status

The device provides several bits to determine the

status of a write operation: RY/BY , DQ7, DQ6, DQ5,

DQ3, DQ2, and. Table 7 and the following

subsections describe the functions of these bits.

RY/BY , DQ7, and DQ6 each offer a method for

determining whether a program or erase operation

is complete or in progress.

Table 7. Write Operation Status

Status

DQ7

(Note1)

DQ6

DQ5

(Note2)

DQ3

DQ2

RY/BY

Embedded Program Algorithm

Toggle

N/A

Toggle

Embedded Erase Algorithm

Toggle

Reading Erase Suspended

Sector

Toggle

N/A

Toggle

Reading Non-Erase

Suspended Sector

Data

In Progress

Erase Suspended Mode

Erase Suspend Program

Toggle

N/A

Embedded Program Algorithm

Toggle

N/A

Toggle

Embedded Erase Algorithm

Toggle

Exceeded

Time Limits

Erase Suspend Program

Toggle

N/A

Notes:

1. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for

further details.

2. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum

timing limits. See “DQ5: Exceeded Timing Limits” for more information.

F49L004BA Datasheet(PDF) 13 Page - Elite Semiconductor Memory Technology Inc.

F49L004BA Datasheet(HTML) 13 Page - Elite Semiconductor Memory Technology Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL