Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADL6331 Datasheet(PDF) 28 Page - Analog Devices

Part # ADL6331
Description  0.38 GHz to 15 GHz TxVGA
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADL6331 Datasheet(HTML) 28 Page - Analog Devices

Back Button ADL6331 Datasheet HTML 24Page - Analog Devices ADL6331 Datasheet HTML 25Page - Analog Devices ADL6331 Datasheet HTML 26Page - Analog Devices ADL6331 Datasheet HTML 27Page - Analog Devices ADL6331 Datasheet HTML 28Page - Analog Devices ADL6331 Datasheet HTML 29Page - Analog Devices ADL6331 Datasheet HTML 30Page - Analog Devices ADL6331 Datasheet HTML 31Page - Analog Devices ADL6331 Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 54 page
background image
Data Sheet
ADL6331
PROGRAMMABILITY GUIDE
analog.com
Rev. B | 28 of 54
The register map can be subdivided into the seven functional
groups, as shown in Table 7. See the Register Summary section for
a complete list of all the registers on the ADL6331.
Table 7. Memory Map Functional Groups
Register Address
Functional Blocks
0x000 to 0x011
SPI configuration
0x100 to 0x101
Function enable
0x104 to 0x109
AMP1 performance trimming and tuning
0x10A to 0x10D
RF path 4 preconfigurations: AMP1, AMP2,
Fixed gain/Bypass, DSA attenuation
0x10F to 0x115
AMP2 performance trimming and tuning
0x120 to 0x121
Auxiliary mux selection (Debug only), SPI
supply control
Table 7. Memory Map Functional Groups (Continued)
Register Address
Functional Blocks
0x140 to 0x145
FUSE space. Read only. Trimmed
parameters for AMP1 and AMP2 are stored.
FUNCTION AND SIGNAL PATH ENABLE
The enable bits for each circuit block are in Registers 0x100 and
0x101 (Table 8 and Table 9, respectively). Figure 93 shows a
breakdown of the individual blocks highlighted in red that have
corresponding enable controls in Register 0x100 and 0x101. The
ENP pin is a primary enable pin for the ADL6331 and is active high.
The bits in the enable registers can be configured independently of
the state of the ENP pin.
Figure 93. Signal Path Enable Block Diagram
Table 8. Register 0x100: Enable Register for MUX and LDO
Bits
Bit Name
Description
Reset
Access
[7:5]
RESERVED
Reserved.
0x0
R
4
AMUX_BG_EN
AMUX Bandgap Enable. If MUXOUT (Pin 7) is not used, set to 0.
0x1
R/W
0: Disable AMUX Bandgap.
1: Enable AMUX Bandgap.
3
RESERVED
Reserved.
0x0
R
2
RESERVED
Reserved.
0x0
R/W
1
RESERVED
Reserved.
0x0
R
0
LDO18_EN
1.8 V LDO Enable for AMUX Block. If MUXOUT (Pin 7) is not used, set to 0.
0x1
R/W
0: Disable.
1: Enable.
Table 9. Register 0x101: Enable Register for AMP1/AMP2 and DSA
Bits
Bit Name
Description
Reset
Access
[7:3]
RESERVED
Reserved.
0x0
R
2
AMP2_EN
AMP2 Enable.
0x0
R/W
0: Disable.
1: Enable.
1
RESERVED
DSA Enable.
0x0
R/W
0: Disable.
1: Enable.
0
LDO18_EN
AMP1 Enable.
0x0
R/W
0: Disable.
1: Enable.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com