Electronic Components Datasheet Search
  English  ▼

X  

LMK02002 Datasheet(PDF) 12 Page - Texas Instruments

Part # LMK02002
Description  LMK02002 Precision Clock Conditioner with Integrated PLL
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LMK02002 Datasheet(HTML) 12 Page - Texas Instruments

Back Button LMK02002 Datasheet HTML 8Page - Texas Instruments LMK02002 Datasheet HTML 9Page - Texas Instruments LMK02002 Datasheet HTML 10Page - Texas Instruments LMK02002 Datasheet HTML 11Page - Texas Instruments LMK02002 Datasheet HTML 12Page - Texas Instruments LMK02002 Datasheet HTML 13Page - Texas Instruments LMK02002 Datasheet HTML 14Page - Texas Instruments LMK02002 Datasheet HTML 15Page - Texas Instruments LMK02002 Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 24 page
background image
LMK02002
SNAS418 – AUGUST 2007
www.ti.com
CLKoutX_DIV[7:0]
Clock Output Divider value
0
0
0
0
0
0
0
0
Invalid
0
0
0
0
0
0
0
1
2 (default)
0
0
0
0
0
0
1
0
4
0
0
0
0
0
0
1
1
6
0
0
0
0
0
1
0
0
8
0
0
0
0
0
1
0
1
10
.
.
.
.
.
.
.
.
...
1
1
1
1
1
1
1
1
510
CLKoutX_DLY[3:0] -- Clock Output Delays
These bits control the delay stages for each clock output. In order for these delays to be active, the respective
CLKoutX_MUX (See CLKoutX_MUX[1:0] -- Clock Output Multiplexers) bit must be set to either "Delayed" or
"Divided and Delayed" mode. By adding the delay block to the output path a fixed delay of approximately 400 ps
is incurred in addition to the delay shown in the table below.
CLKoutX_DLY[3:0]
Delay (ps)
0
0 (default)
1
150
2
300
3
450
4
600
5
750
6
900
7
1050
8
1200
9
1350
10
1500
11
1650
12
1800
13
1950
14
2100
15
2250
CLKoutX_EN bit -- Clock Output Enables
These bits control whether an individual clock output is enabled or not. If the EN_CLKout_Global bit (See
EN_CLKout_Global bit -- Global Clock Output Enable) is set to zero or if GOE pin is held low, all CLKoutX_EN
bit states will be ignored and all clock outputs will be disabled. See CLKout OUTPUT STATES for more
information on CLKout states.
CLKoutX_EN bit
Conditions
CLKoutX State
0
EN_CLKout_Global bit = 1
Disabled (default)
GOE pin = High / No Connect 1
1
Enabled
REGISTER R11
This register only has one bit and only needs to be programmed in the case that the phase detector frequency is
greater than 20 MHz and digital lock detect is used. Otherwise, it is automatically defaulted to the correct values.
DIV4
This bit divides the frequency presented to the digital lock detect circuitry by 4. It is necessary to get a reliable
output from the digital lock detect output in the case of a phase detector frequency greater than 20 MHz.
12
Submit Documentation Feedback
Copyright © 2007, Texas Instruments Incorporated
Product Folder Links: LMK02002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com