LMK02002

SNAS418 – AUGUST 2007

www.ti.com

EN_CLKout_Global bit

Clock Outputs

0

All Off

1

Normal Operation (default)

PLL_CP_TRI bit -- PLL Charge Pump TRI-STATE

This bit sets the PLL charge pump TRI-STATE.

PLL_CP_TRI

PLL Charge Pump

0

Normal operation (default)

1

TRI-STATE

PLL_CP_POL bit -- PLL Charge Pump Polarity

This bit sets the polarity of the charge pump to either negative or positive. A negative charge pump is used with a

VCO or VCXO which decreases frequency with increasing tuning voltage. A positive charge pump is used with a

VCO or VCXO which increases frequency with increasing tuning voltage.

PLL_CP_POL

PLL Charge Pump Polarity

0

Negative (default)

1

Positive

Register R15

PLL_N[17:0] -- PLL N Divider

These bits program the divide value for the PLL N Divider. The PLL N Divider follows the VCO Divider and

precedes the PLL phase detector. Since the VCO Divider is also in the feedback path from the VCO to the PLL

Phase Detector, the total N divide value, NTotal, is also influenced by the VCO Divider value. NTotal = PLL N

Divider × VCO Divider. The VCO frequency is calculated as, fVCO = fOSCin × PLL N Divider × VCO Divider / PLL R

Divider. Since the PLL N divider is a pure binary counter, there are no illegal divide values for PLL_N[17:0]

except for 0.

PLL_N[17:0]

PLL N Divider Value

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

Invalid

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

...

0

0

0

0

0

0

0

0

1

0

1

1

1

1

1

0

0

0

760 (default)

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

.

...

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

262143

PLL_CP_GAIN[1:0] -- PLL Charge Pump Gain

These bits set the charge pump gain of the PLL.

PLL_CP_GAIN[1:0]

Charge Pump Gain

0

1x (default)

1

4x

2

16x

3

32x

14

Submit Documentation Feedback

Copyright © 2007, Texas Instruments Incorporated

Product Folder Links: LMK02002