OUTPUT

100

V

CC

OUTPUT

VCC

Req

INPUT

SN74LS292, SN74LS294

SDLS153A – JANUARY 1981 – REVISED JANUARY 2016

www.ti.com

Table 3. SN74LS294 Function Table

FREQUENCY DIVISION

PROGRAMMING INPUTS

Q

TP

D

C

B

A

BINARY

DECIMAL

BINARY

DECIMAL

L

L

L

L

Inhibit

Inhibit

Inhibit

Inhibit

L

L

L

H

Inhibit

Inhibit

Inhibit

Inhibit

L

L

H

L

4

512

22

29

L

L

H

H

8

512

23

29

L

H

L

L

16

512

24

29

L

H

L

H

32

512

25

29

L

H

H

L

64

512

26

29

L

H

H

H

128

Disabled Low

27

H

L

L

L

256

4

28

22

H

L

L

H

512

8

29

23

H

L

H

L

1024

16

210

24

H

L

H

H

2048

32

211

25

H

H

L

L

4096

64

212

26

H

H

L

H

8192

128

213

27

H

H

H

L

16384

256

214

28

H

H

H

H

32768

512

215

29

Figure 7, Figure 9, and Figure 9 show the schematics of inputs and outputs of the SN74LS292.

Figure 7. Equivalent of Each Input

Figure 8. Typical of Q Outputs

Figure 9. Typical of TP Outputs

12

Submit Documentation Feedback

Copyright © 1981–2016, Texas Instruments Incorporated

Product Folder Links: SN74LS292 SN74LS294