Electronic Components Datasheet Search
  English  ▼

X  

MAX3222CPWR Datasheet(PDF) 10 Page - Texas Instruments

Part # MAX3222CPWR
Description  MAX3222 3-V to 5.5-V Multichannel RS-232 Line Driver and Receiver With ±15-kV ESD Protection
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

MAX3222CPWR Datasheet(HTML) 10 Page - Texas Instruments

Back Button MAX3222CPWR Datasheet HTML 6Page - Texas Instruments MAX3222CPWR Datasheet HTML 7Page - Texas Instruments MAX3222CPWR Datasheet HTML 8Page - Texas Instruments MAX3222CPWR Datasheet HTML 9Page - Texas Instruments MAX3222CPWR Datasheet HTML 10Page - Texas Instruments MAX3222CPWR Datasheet HTML 11Page - Texas Instruments MAX3222CPWR Datasheet HTML 12Page - Texas Instruments MAX3222CPWR Datasheet HTML 13Page - Texas Instruments MAX3222CPWR Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 29 page
background image
DIN2
DOUT2
12
8
Powerdown
RIN1
16
20
15
PWRDOWN
ROUT1
DIN1
DOUT1
13
17
RIN2
9
10
ROUT2
1
EN
10
MAX3222
SLLS408H – JANUARY 2000 – REVISED OCTOBER 2016
www.ti.com
Product Folder Links: MAX3222
Submit Documentation Feedback
Copyright © 2000–2016, Texas Instruments Incorporated
8 Detailed Description
8.1 Overview
The MAX3222 consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD
protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-
232-F and provides the electrical interface between an asynchronous communication controller and the serial-
port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V
supply. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/μs driver output slew
rate.
The MAX3222 can be placed in the power-down mode by setting PWRDOWN low, which draws only 1 μA from
the power supply. When the device is powered down, the receivers remain active while the drivers are placed in
the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to VCC,
and V
− is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting EN
high.
8.2 Functional Block Diagram
Figure 7. Logic Diagram (Positive Logic)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com