PLL1707-Q1

SLES259A

– JUNE 2010 – REVISED MARCH 2011

www.ti.com

Functional Control

The built-in functions of the PLL1707 can be controlled in the parallel mode (hardware mode), which uses SR

(pin 7), FS1 (pin 5) and FS2 (pin 6). The selectable functions are shown in Table 5.

Table 5. Selectable Functions

SELECTABLE FUNCTION

PARALLEL MODE

Sampling frequency select (32 kHz, 44.1 kHz, 48 kHz)

Yes

Sampling rate select (standard/double)

Yes

PLL1707 (Parallel Mode)

In the parallel mode, the following functions can be selected:

Sampling Frequency Group Select

The sampling frequency group can be selected by FS1 (pin 5) and FS2 (pin 6).

Table 6. Sampling Frequency Group Select

SAMPLING

FS2 (PIN 6)

FS1 (PIN 5)

FREQUENCY

LOW

LOW

48 kHz

LOW

HIGH

44.1 kHz

HIGH

LOW

32 kHz

HIGH

HIGH

Reserved

Sampling Rate Select

The sampling rate can be selected by SR (pin 7)

Table 7. Sampling Rate Select

SR (PIN 7)

SAMPLING RATE

LOW

Standard

HIGH

Double

System Clock SCKO1 Frequency Select

System clock SCKO1 frequency can be selected by CSEL (pin 12).

Table 8. System Clock SCKO1 Frequency Select

CSEL (PIN 12)

SCKO1 FREQUENCY

LOW

36.864 MHz

HIGH

24.576 MHz

10

Submit Documentation Feedback

Copyright

© 2010–2011, Texas Instruments Incorporated

Product Folder Link(s): PLL1707-Q1