| Electronic Components Datasheet Search |
|
ISO1540 Datasheet(PDF) 8 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ISO1540 Datasheet(HTML) 8 Page - Texas Instruments |
|
8 / 37 page ![]() 6.6 Insulation Specifications PARAMETER TEST CONDITIONS VALUE UNIT GENERAL CLR External clearance(1) Shortest terminal-to-terminal distance through air >4 mm CPG External creepage(1) Shortest terminal-to-terminal distance across the package surface >4 mm DTI Distance through the insulation Minimum internal gap (internal clearance) 0.014 mm CTI Comparative tracking index DIN EN 60112 (VDE 0303-11); IEC 60112 >400 V Material group II Overvoltage category Rated mains voltage ≤ 150 VRMS I–IV Rated mains voltage ≤ 300 VRMS I–III DIN EN IEC 60747-17 (VDE 0884-17)(2) VIORM Maximum repetitive peak isolation voltage AC voltage (bipolar) 566 VPK VIOTM Maximum transient isolation voltage VTEST = VIOTM t = 60 s (qualification) t = 1 s (100% production) 4242 VPK qpd Apparent charge(3) Method a: After I/O safety test subgroup 2/3, Vini = VIOTM, tini = 60 s; Vpd(m) = 1.2 × VIORM = 680 VPK, tm = 10 s <5 pC Method a: After environmental tests subgroup 1, Vini = VIOTM, tini = 60 s; Vpd(m) = 1.6 × VIORM = 906 VPK, tm = 10 s <5 Method b1: At routine test (100% production) and preconditioning (type test) Vini = VIOTM, tini = 1 s; Vpd(m) = 1.875 × VIORM = 1062 VPK, tm = 1 s <5 CIO Barrier capacitance, input to output(4) VIO = 0.4 sin (2πft), f = 1 MHz ~1 pF RIO Isolation resistance, input to output(4) VIO = 500 V, TA = 25°C >1012 Ω VIO = 500 V, 100°C ≤ TA ≤ 125°C >1011 VIO = 500 V at TS = 150°C >109 Pollution degree 2 Climatic category 40/125/21 UL 1577 VISO Withstand isolation voltage VTEST = VISO = 2500 VRMS, t = 60 s (qualification); VTEST = 1.2 × VISO = 3000 VRMS, t = 1 s (100% production) 2500 VRMS (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications. (2) This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits. (3) Apparent charge is electrical discharge caused by a partial discharge (pd). (4) All pins on each side of the barrier tied together creating a two-terminal device ISO1540, ISO1541 SLLSEB6F – JULY 2012 – REVISED DECEMBER 2022 www.ti.com 8 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: ISO1540 ISO1541 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |