| Electronic Components Datasheet Search |
|
LTC7897 Datasheet(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
LTC7897 Datasheet(HTML) 11 Page - Analog Devices |
|
11 / 53 page ![]() Data Sheet LTC7897 analog.com Rev. A 11 of 53 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS Figure 3. Pin Configuration Table 3. Pin Descriptions PIN NAME DESCRIPTION 1 PLLIN/ SPREAD External Synchronization Input to Phase Detector/Spread Spectrum Enable. When an external clock is applied to PLLIN/SPREAD, the phase-locked loop forces the rising TGxx signal to synchronize with the rising edge of the external clock. When not synchronizing to an external clock, tie this input to INTVCC to enable spread spectrum dithering of the oscillator, or to GND to disable spread spectrum dithering. 2 MODE Mode Select Input. This input determines how the LTC7897 operates at light loads. Connect MODE to GND to select the Burst Mode operation. An internal 100kΩ resistor to GND also invokes Burst Mode operation when MODE is floating. Connect MODE to INTVCC to force continuous inductor current operation. Tying MODE to INTVCC through a 100kΩ resistor selects the pulse-skipping operation. 3 FREQ Frequency Control Pin for the Internal Voltage Controlled Oscillator (VCO). Connect FREQ to GND for a fixed frequency of 370kHz. Connect FREQ to INTVCC for a fixed frequency of 2.25MHz. Program frequencies between 100kHz and 2.5MHz by using a resistor between FREQ and GND. Minimize the capacitance on FREQ. 4 TRACK/SS External Tracking/Soft-Start Input. TRACK/SS regulates the VFB voltage to the lesser of 0.8V or the voltage on the TRACK/SS pin. An internal 9µA pull-up current source is connected to TRACK/SS. A capacitor to GND at TRACK/SS sets the ramp time to the final regulated output voltage. The ramp time is equal to 1 ms for every 11.25nF of capacitance. Alternatively, a resistor divider on another voltage supply connected to TRACK/SS allows the output to track the other supply during start-up. 5 TEST Test Pin. This pin must be soldered to PCB GND. 6 VPRG Output Voltage Control Pin. VPRG sets the adjustable output mode using external feedback resistors or the fixed 12V or 5V output mode. Floating VPRG programs the 1 FREQ 2 MODE 3 PLLIN/SPREAD 4 TEST 5 6 7 8 9 10 11 12 13 14 VPRG 22 21 20 19 18 17 16 15 28 27 26 25 24 23 SENSE+ VFB ITH ILIM PGOOD TGUP SW TRACK/SS 29 GND LTC7897 TOP VIEW (Not to Scale) VIN DRVCC TGDN NOTES 1. EXPOSED PAD (PIN 29). THE EXPOSED PAD MUST BE SOLDERED TO PCB GROUND FOR RATED ELECTRICAL AND THERMAL PERFORMANCE. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |