8 / 14 page
8 of 14
RF5373
Rev A6 DS070521
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
Application Schematic
IEEE802.11b/g and Bluetooth Class
Low Band Application Schematic for Harmonics Rejection
10 pF
VREG
PDETECT
3.6 nH
1
μF
5373401, r.3
0.1
μF
NOTES:
1. For VREG that is higher than the nominal voltage specified, a resistor bridge can be used to drop the voltage for VREG
to the appropriate level needed at the pins.
2. This evaluation board schematic and layout are also available using 0201 components. Please contact RFMD applications engineering for
more information.
750
Ω
1 nF
330 pF
1.5 nH
1
2
3
4
5
6
7
8
Bias
DET
2.2 pF*
0201
8 pF
1.2 nH
0201
RF IN
RF OUT
VCC
R1
56
Above and 802.11g
0
BT, 802.11 b
R1
Application
*The 2.2 pF cap can be placed at the same point
as the 1.2 nH inductor which should be as close as
possible to the DC blocking cap (8 pF) or it can be
placed up to 25 mils away from the inductor for the
best linear performance.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
